github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-22 18:51:50 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/tests
History
Clifford Wolf b3a3e08e38 Improve "pmux2shiftx" 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-04-20 02:03:44 +02:00
..
aiger
Add tests/aiger/.gitignore
2019-04-19 14:04:12 +02:00
asicworld
Fix FIRRTL to Verilog process instance subfield assignment.
2019-02-25 16:18:13 -08:00
bram
Added support for (single-clock) transparent memories to bram tests
2016-11-01 10:03:13 +01:00
errors
Rename the generic "Syntax error" message from the Verilog/SystemVerilog parser into unique,
2018-10-25 02:37:56 +03:00
fsm
Add optional SEED=n command line option to Makefile, and -S n command line option to test scripts, for deterministic regression tests.
2016-09-22 11:49:29 -06:00
hana
Add optional SEED=n command line option to Makefile, and -S n command line option to test scripts, for deterministic regression tests.
2016-09-22 11:49:29 -06:00
liberty
Liberty file parser now accepts superfluous ;
2019-03-27 15:16:19 +01:00
lut
cmp2lut: new techmap pass.
2019-01-02 07:53:31 +00:00
memories
Add optional SEED=n command line option to Makefile, and -S n command line option to test scripts, for deterministic regression tests.
2016-09-22 11:49:29 -06:00
opt
Fix WREDUCE on FF not fixing ARST_VALUE parameter.
2019-02-22 10:30:42 -08:00
realmath
Add optional SEED=n command line option to Makefile, and -S n command line option to test scripts, for deterministic regression tests.
2016-09-22 11:49:29 -06:00
sat
Allow $size and $bits in verilog mode, actually check test case
2017-09-29 11:56:43 +02:00
share
Add optional SEED=n command line option to Makefile, and -S n command line option to test scripts, for deterministic regression tests.
2016-09-22 11:49:29 -06:00
simple
Add retime test
2019-04-05 16:28:46 -07:00
smv
Progress in SMV back-end
2015-06-19 14:08:46 +02:00
sva
Fix "verific -extnets" for more complex situations
2019-03-26 14:17:46 +01:00
svinterfaces
Add missing .gitignore
2018-12-06 07:29:37 +01:00
techmap
Added read-enable to memory model
2015-09-25 12:23:11 +02:00
tools
Merge https://github.com/YosysHQ/yosys into read_aiger
2019-03-19 08:52:31 -07:00
unit
Build hotfix in tests/unit/Makefile
2016-12-11 10:58:49 +01:00
various
Improve "pmux2shiftx"
2019-04-20 02:03:44 +02:00
vloghtb
bugfix in blif front-end
2015-05-18 11:15:49 +02:00