github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-05-02 06:26:59 +00:00
Code Issues Releases Wiki Activity
Files
d4e15926099244eabdeee2515a11da6e840ef495
YosysHQ.yosys/backends/verilog
History
Clifford Wolf 3db2ac4e00 Added hex constant support to write_verilog
2016-11-03 12:13:23 +01:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Added hex constant support to write_verilog
2016-11-03 12:13:23 +01:00