github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-03 15:32:58 +00:00
Code Issues Releases Wiki Activity
Files
d52d2772d063f3c74b5fe89be99e1b2ab91ed46c
YosysHQ.yosys/techlibs/intel/max10
History
Richard Herveille 2893938355 Removed SystemVerilog module end label
2024-03-19 01:31:36 +01:00
..
cells_arith.v
…
cells_map.v
…
cells_sim.v
…
dsp_map.v
…