YosysHQ.yosys/intel at da5181a3df6ceed96f1762e4cdaec5cbe3ea23db - YosysHQ.yosys - Berget Git Service

github.com/YosysHQ.yosys

mirror of synced 2026-01-19 01:37:25 +00:00

History

Larry Doolittle e2fc18f27b Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

..

Clean whitespace and permissions in techlibs/intel

2017-10-05 16:23:49 +02:00

Changes in GoWin synth commands and ALU primitive support

2018-12-03 20:08:35 -06:00

Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value for the POWER_UP parameter. Fixed and tested Cyclone V device

2018-03-31 22:48:47 -06:00

Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value for the POWER_UP parameter. Fixed and tested Cyclone V device

2018-03-31 22:48:47 -06:00

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

Reduce amount of trailing whitespace in code base

2019-02-28 14:58:11 -08:00

Fixed broken Quartus backend on dffeas init value (Error (12170): Illegal value for the POWER_UP parameter. Fixed and tested Cyclone V device

2018-03-31 22:48:47 -06:00

Makefile.inc

Initial Cyclone 10 support

2017-11-08 22:45:21 -06:00

synth_intel.cc

Unify usage of noflatten among architectures

2019-01-04 11:37:25 +01:00