1
0
mirror of synced 2026-01-26 04:11:35 +00:00
Files
YosysHQ.yosys/passes
Martin Povišer d6566eb344 booth: Redo baseline architecture summation
Redo the summation logic: strive for some degree of balance on the
generated Wallace tree, emit an `$add` cell for the final summation.
2023-11-22 15:47:11 +01:00
..
2022-12-21 10:41:48 +01:00
2022-01-28 23:34:41 +01:00