1
0
mirror of synced 2026-01-22 18:51:50 +00:00
Jannis Harder 7203ba7bc1 Add bitwise $bweqx and $bwmux cells
The new bitwise case equality (`$bweqx`) and bitwise mux (`$bwmux`)
cells enable compact encoding and decoding of 3-valued logic signals
using multiple 2-valued signals.
2022-11-30 18:24:35 +01:00
..
2022-09-21 15:46:43 +02:00
2022-05-18 17:32:56 +02:00
2022-05-18 17:32:56 +02:00
2022-07-03 12:45:03 +02:00
2022-05-18 17:32:56 +02:00
2022-08-09 23:47:55 +02:00
2022-09-21 15:46:43 +02:00
2013-01-05 11:19:11 +01:00