Gus Smith b04948a8cd Simplify test

2026-02-09 09:38:45 -08:00

..

.gitignore

Add a general tests/.gitignore and remove redundant entries in subdirectory .gitignore files.

2025-07-22 10:38:38 +00:00

abc9_dff.ys

tests/arch/xilinx: Fix for warnings on boxes

2025-04-08 16:58:59 +12:00

add_sub.ys

…

adffs.ys

…

asym_ram_sdp_read_wider.v

Asymmetric port ram tests with Xilinx

2023-02-21 05:23:14 +13:00

asym_ram_sdp_write_wider.v

Asymmetric port ram tests with Xilinx

2023-02-21 05:23:14 +13:00

asym_ram_sdp.ys

Asymmetric port ram tests with Xilinx

2023-02-21 05:23:14 +13:00

attributes_test.ys

…

blockram.ys

…

bug1460.ys

…

bug1462.ys

…

bug1480.ys

…

bug1598.ys

…

bug1605.ys

…

bug3670.v

ABC9: Cell Port Bug Patch (#3670)

2023-04-22 16:24:36 -07:00

bug3670.ys

ABC9: Cell Port Bug Patch (#3670)

2023-04-22 16:24:36 -07:00

counter.ys

…

dffs.ys

…

dsp_abc9.ys

tests/arch/xilinx: Fix for warnings on boxes

2025-04-08 16:58:59 +12:00

dsp_cascade.ys

tests: remove unstable FPGA synthesis result checks

2025-11-12 11:52:04 +01:00

dsp_fastfir.ys

…

dsp_preadder_sub.ys

Simplify test

2026-02-09 09:38:45 -08:00

dsp_simd.ys

…

fsm.ys

…

latches.ys

…

logic.ys

…

lutram.ys

…

macc_tb.v

…

macc.sh

…

macc.v

…

macc.ys

…

mul_unsigned.v

…

mul_unsigned.ys

…

mul.ys

…

mux_lut4.ys

Update tests

2023-06-09 14:41:45 +02:00

mux.ys

…

nosrl.ys

…

opt_lut_ins.ys

Remove references to ilang

2024-11-05 12:36:31 +13:00

pmgen_xilinx_srl.ys

…

priority_memory.v

URAM mapping : Add test for 2048 x 144b

2025-05-10 14:53:56 +02:00

priority_memory.ys

URAM mapping : Add test for 2048 x 144b

2025-05-10 14:53:56 +02:00

run-test.sh

test: restore verific handling, nicer naming

2024-12-13 10:24:47 +01:00

shifter.ys

…

tribuf.sh

…

tribuf.ys

…

xilinx_dffopt_blacklist.txt

…

xilinx_dffopt.ys

…

xilinx_dsp.ys

…

xilinx_srl.v

…

xilinx_srl.ys

…