This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-05 00:04:48 +00:00
Code
Issues
Releases
Wiki
Activity
Files
dc6e63d8cd138ef36ac8cbc892c2f262b7bf01c5
YosysHQ.yosys
/
techlibs
/
anlogic
History
Miodrag Milanovic
43030db5ff
Leave only real black box cells
2018-12-02 11:57:50 +01:00
..
anlogic_eqn.cc
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
arith_map.v
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
cells_map.v
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
cells_sim.v
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
eagle_bb.v
Leave only real black box cells
2018-12-02 11:57:50 +01:00
Makefile.inc
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
synth_anlogic.cc
Initial support for Anlogic FPGA
2018-12-01 18:28:54 +01:00
