github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-21 10:23:03 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/tests/techmap
History
whitequark 9f0892159e flatten, techmap: don't canonicalize tpl driven bits via sigmap. 
For connection `assign a = b;`, `sigmap(a)` returns `b`. This is
exactly the opposite of the desired canonicalization for driven bits.
Consider the following code:

    module foo(inout a, b);
      assign a = b;
    endmodule
    module bar(output c);
      foo f(c, 1'b0);
    endmodule

Before this commit, the inout ports would be swapped after flattening
(and cause a crash while attempting to drive a constant value).

This issue was introduced in 9f772eb9.

Fixes #2183.
2020-08-26 16:29:42 +00:00
..
.gitignore
tests/techmap/run-test.sh to cope with *.ys
2019-08-23 11:09:50 -07:00
abc9.ys
Merge remote-tracking branch 'origin/master' into eddie/abc9_refactor
2020-01-15 16:42:16 -08:00
aigmap.ys
Add quick test
2019-09-30 15:34:04 -07:00
autopurge.ys
Hell let's add the original #1381 testcase too
2019-09-20 17:58:51 -07:00
bug2183.ys
flatten, techmap: don't canonicalize tpl driven bits via sigmap.
2020-08-26 16:29:42 +00:00
bug2321.ys
techmap.CONSTMAP: Handle outputs before inputs.
2020-08-05 12:28:18 +02:00
bug2332.ys
peeopt.shiftmul: Add a signedness check.
2020-08-05 21:01:20 +02:00
cellname.ys
techmap: Add _TECHMAP_CELLNAME_ special parameter.
2020-07-21 15:00:54 +02:00
clkbufmap.ys
clkbufmap: improve input pad handling.
2020-07-09 18:48:01 +02:00
cmp2lcu.ys
+/cmp2lcu.v to work efficiently for fully/partially constant inputs
2020-04-03 14:28:22 -07:00
dffinit.ys
dffinit: Avoid setting init parameter to zero-length value.
2020-04-14 19:52:19 +02:00
dfflegalize_adff_init.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_adff.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_adlatch_init.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_adlatch.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_dff_init.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_dff.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_dffsr_init.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_dffsr.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_dlatch_const.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_dlatch_init.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_dlatch.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_dlatchsr_init.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_dlatchsr.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_inv.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_mince.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_minsrst.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_sr_init.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflegalize_sr.ys
clk2fflogic: Support all FF types.
2020-07-24 03:19:48 +02:00
dfflibmap-sim.v
dfflibmap: Refactor to use dfflegalize internally.
2020-07-09 18:51:03 +02:00
dfflibmap.lib
dfflibmap: Refactor to use dfflegalize internally.
2020-07-09 18:51:03 +02:00
dfflibmap.ys
dfflibmap: Refactor to use dfflegalize internally.
2020-07-09 18:51:03 +02:00
dffunmap.ys
Add dffunmap pass.
2020-07-31 00:59:51 +02:00
extractinv.ys
Added extractinv pass
2019-09-19 04:02:48 +02:00
iopadmap.ys
iopadmap: Fix z assignment to inout port
2020-04-02 18:15:04 +02:00
mem_simple_4x1_cells.v
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
mem_simple_4x1_map.v
Added read-enable to memory model
2015-09-25 12:23:11 +02:00
mem_simple_4x1_runtest.sh
Fixed yosys path in tests/techmap/mem_simple_4x1_runtest.sh
2014-03-11 11:59:58 +01:00
mem_simple_4x1_tb.v
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
mem_simple_4x1_uut.v
Added tests/techmap/mem_simple_4x1
2014-02-21 12:06:40 +01:00
recursive_map.v
Add test
2019-08-20 20:05:16 -07:00
recursive_runtest.sh
Add test
2019-08-20 20:05:16 -07:00
recursive.v
Add test
2019-08-20 20:05:16 -07:00
run-test.sh
shiftx2mux: fix select out of bounds
2020-02-05 16:41:09 -08:00
shiftx2mux.ys
techmap/shift_shiftx: Remove the "shiftx2mux" special path.
2020-08-20 12:44:09 +02:00
techmap_replace.ys
techmap: Fix cell names with _TECHMAP_REPLACE_.*
2020-03-23 11:17:07 +01:00
wireinit.ys
Fix _TECHMAP_REMOVEINIT_ handling.
2019-09-27 18:34:12 +02:00
zinit.ys
zinit: Refactor to use FfInitVals.
2020-07-24 11:22:31 +02:00