github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-17 13:26:56 +00:00
Code Issues Releases Wiki Activity
Files
df2b79ca7687ae46360084f2e3ef27222bb3a640
YosysHQ.yosys/techlibs/intel_alm/cyclonev
History
gatecat 5dba138c87 intel_alm: Add IO buffer insertion 
Signed-off-by: gatecat <gatecat@ds0.me>
2021-05-15 22:37:06 +01:00
..
cells_sim.v
intel_alm: Add IO buffer insertion
2021-05-15 22:37:06 +01:00