1
0
mirror of synced 2026-01-29 13:31:13 +00:00
Files
YosysHQ.yosys/backends/aiger
Eddie Hung 8474c5b366 Merge pull request #1359 from YosysHQ/xc7dsp
DSP inference for Xilinx (improved for ice40, initial support for ecp5)
2019-09-29 11:26:22 -07:00
..
2019-02-11 15:18:42 -08:00