1
0
mirror of synced 2026-02-14 12:14:03 +00:00
Files
YosysHQ.yosys/tests/various/design_equal_pass.ys
2025-12-21 21:47:40 +00:00

18 lines
243 B
Plaintext

read_rtlil <<EOT
module \top
wire width 1 input 1 \a
wire width 1 output 2 \y
connect \y \a
end
EOT
design -save golden
design_equal golden
design -save copy
design_equal copy
design -load golden
design_equal golden
design_equal copy