1
0
mirror of synced 2026-02-23 07:51:45 +00:00
Files
YosysHQ.yosys/techlibs/cmos/counter.ys
2013-09-14 11:23:45 +02:00

12 lines
191 B
Plaintext

read_verilog counter.v
read_verilog -lib cmos_cells.v
proc;; memory;; techmap;;
dfflibmap -liberty cmos_cells.lib
abc -liberty cmos_cells.lib;;
write_verilog synth.v
write_spice synth.sp