1
0
mirror of synced 2026-02-03 15:32:58 +00:00
Files
YosysHQ.yosys/tests
Martin Povišer e82e5f8b13 rtlil: Adjust internal check for $mem_v2 cells
There's a mismatch between what `kernel/mem.cc` emits for memories
with no read ports and what the internal RTLIL check expects.

The point of dispute it whether some of the parameters relating to read
ports have a zero-width value in this case. The `mem.cc` code says no,
the internal checker says yes.

Surveying the other `$mem_v2` parameters, and internal cell parameters
in general, I am inclined to side with the `mem.cc` code.

This breaks RTLIL compatibility but for an obscure edge case.
2024-11-08 15:18:43 +01:00
..
2023-08-12 11:59:39 +10:00
2023-08-12 11:59:39 +10:00
2024-10-01 13:25:07 +02:00
2023-08-12 11:59:39 +10:00
2023-08-12 11:59:39 +10:00
2023-08-12 11:59:39 +10:00
2023-08-12 11:59:39 +10:00
2024-06-13 23:30:07 +02:00
2024-08-28 16:24:47 +01:00
2023-08-12 11:59:39 +10:00
2024-10-15 21:06:06 +02:00
2023-08-12 11:59:39 +10:00
2023-08-12 11:59:39 +10:00
2024-02-12 09:19:58 +01:00
2023-08-12 11:59:39 +10:00
2024-02-16 11:43:28 +01:00