github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-26 04:11:35 +00:00
Code Issues Releases Wiki Activity
Files
e992dbf2c525fc3d4e4b4ddaf9bf9ceaae7804d4
YosysHQ.yosys/techlibs/xilinx
History
Eddie Hung e992dbf2c5 Add pattern detection support for DSP48E1 model, check against vendor
2019-09-18 10:45:04 -07:00
..
tests
Add pattern detection support for DSP48E1 model, check against vendor
2019-09-18 10:45:04 -07:00
.gitignore
Added support for initialized xilinx brams
2015-04-06 17:07:10 +02:00
abc_map.v
Add `undef DSP48E1_INST
2019-09-13 17:07:18 -07:00
abc_model.v
Add no MULT no DPORT config
2019-09-13 12:05:14 -07:00
abc_unmap.v
Add no MULT no DPORT config
2019-09-13 12:05:14 -07:00
abc_xc7_nowide.lut
Add _nowide variants of LUT libraries in -nowidelut flows
2019-06-26 10:23:29 -07:00
abc_xc7.box
Fix D -> P{,COUT} delay
2019-09-13 13:32:55 -07:00
abc_xc7.lut
Simplify comment
2019-06-17 19:14:41 -07:00
arith_map.v
Instead of MUXCY/XORCY use CARRY4 (with timing)
2019-05-21 16:19:45 -07:00
brams_init.py
synth_xilinx: Initial Spartan 6 block RAM inference support.
2019-07-11 14:45:48 +02:00
cells_map.v
Use abc_{map,unmap,model}.v
2019-08-20 12:39:11 -07:00
cells_sim.v
Add pattern detection support for DSP48E1 model, check against vendor
2019-09-18 10:45:04 -07:00
cells_xtra.py
move attributes to wires
2019-08-13 19:36:59 +00:00
cells_xtra.v
Merge branch 'master' into xc7dsp
2019-08-30 13:57:15 +01:00
dsp_map.v
Set more ports explicitly
2019-09-12 17:10:43 -07:00
lut_map.v
Really permute Xilinx LUT mappings as default LUT6.I5:A6
2019-06-18 11:48:48 -07:00
lutrams_map.v
Work in progress for renaming labels/options in synth_xilinx
2019-07-18 14:20:43 -07:00
lutrams.txt
Work in progress for renaming labels/options in synth_xilinx
2019-07-18 14:20:43 -07:00
Makefile.inc
Merge remote-tracking branch 'origin/master' into xc7dsp
2019-09-11 00:01:31 -07:00
mux_map.v
Change synth_xilinx's -nomux to -minmuxf <int>
2019-06-24 10:04:01 -07:00
synth_xilinx.cc
Missing space
2019-09-11 13:06:59 -07:00
xc6s_brams_bb.v
move attributes to wires
2019-08-13 19:36:59 +00:00
xc6s_brams_map.v
RST -> RSTBRST for RAMB8BWER
2019-07-29 16:05:44 -07:00
xc6s_brams.txt
synth_xilinx: Initial Spartan 6 block RAM inference support.
2019-07-11 14:45:48 +02:00
xc6s_ff_map.v
synth_xilinx: Support init values on Spartan 6 flip-flops properly.
2019-09-07 16:30:43 +02:00
xc7_brams_bb.v
Merge remote-tracking branch 'origin/master' into xaig_arrival
2019-08-28 15:19:10 -07:00
xc7_brams_map.v
synth_xilinx: Initial Spartan 6 block RAM inference support.
2019-07-11 14:45:48 +02:00
xc7_brams.txt
synth_xilinx: Initial Spartan 6 block RAM inference support.
2019-07-11 14:45:48 +02:00
xc7_ff_map.v
synth_xilinx: Support init values on Spartan 6 flip-flops properly.
2019-09-07 16:30:43 +02:00