1
0
mirror of synced 2026-01-26 12:13:24 +00:00
Files
YosysHQ.yosys/techlibs
Dan Ravensloft 1a07b330f8 intel_alm: Add multiply signedness to cells
Quartus assumes unsigned multiplication by default, breaking signed
multiplies, so add an input signedness parameter to the MISTRAL_MUL*
cells to propagate to Quartus' <family>_mac cells.
2020-08-26 22:50:16 +02:00
..
2020-07-14 23:12:16 +02:00
2020-07-17 14:03:21 +02:00
2020-06-18 23:34:52 +00:00
2020-08-07 13:21:03 +02:00
2020-08-07 13:21:03 +02:00
2020-08-07 13:21:03 +02:00
2020-08-07 13:21:03 +02:00
2013-01-05 11:19:11 +01:00