This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-22 15:37:11 +00:00
Code
Issues
Releases
Wiki
Activity
Files
ecc22f7fedfa639482dbc55a05709da85116a60f
YosysHQ.yosys
/
frontends
/
verilog
History
Peter Crozier
ecc22f7fed
Support module/package/interface/block scope for typedef names.
2020-03-23 20:07:22 +00:00
..
.gitignore
Add "make coverage"
2018-08-27 14:22:21 +02:00
const2ast.cc
Fix handling of z_digit "?" and fix optimization of cmp with "z"
2019-09-13 13:39:39 +02:00
Makefile.inc
Add one mode dependency
2020-03-19 16:53:40 +01:00
preproc.cc
Fixed some missing "verilog_" in documentation
2019-12-13 10:17:05 -03:00
verilog_frontend.cc
Support module/package/interface/block scope for typedef names.
2020-03-23 20:07:22 +00:00
verilog_frontend.h
Support module/package/interface/block scope for typedef names.
2020-03-23 20:07:22 +00:00
verilog_lexer.l
Support module/package/interface/block scope for typedef names.
2020-03-23 20:07:22 +00:00
verilog_parser.y
Support module/package/interface/block scope for typedef names.
2020-03-23 20:07:22 +00:00
