1
0
mirror of synced 2026-04-25 03:46:21 +00:00
Files
YosysHQ.yosys/manual
Xiretza edd8ff2c07 Add flooring division operator
The $div and $mod cells use truncating division semantics (rounding
towards 0), as defined by e.g. Verilog. Another rounding mode, flooring
(rounding towards negative infinity), can be used in e.g. VHDL. The
new $divfloor cell provides this flooring division.

This commit also fixes the handling of $div in opt_expr, which was
previously optimized as if it was $divfloor.
2020-05-28 22:59:04 +02:00
..
2015-07-02 11:14:30 +02:00
2014-01-29 12:15:38 +01:00
2015-04-04 14:52:25 +02:00
2015-07-02 11:14:30 +02:00
2014-12-31 14:28:27 +01:00
2017-02-04 18:26:01 -08:00
2015-08-13 09:35:00 +02:00
2014-01-27 17:08:19 +01:00
2014-11-08 12:39:01 +01:00
2015-08-13 09:35:00 +02:00