This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-16 21:10:58 +00:00
Code
Issues
Releases
Wiki
Activity
Files
ee500b6d8e7a6cd10a8187a3fc69b46f3d155a91
YosysHQ.yosys
/
tests
/
arch
History
Eddie Hung
5507c328ff
Add
#1644
testcase
2020-01-17 15:57:52 -08:00
..
anlogic
Call equiv_opt with -multiclock and -assert
2019-12-31 18:39:32 -08:00
common
Merge pull request
#1574
from YosysHQ/eddie/xilinx_lutram
2019-12-16 21:48:21 -08:00
ecp5
Add
#1630
testcase
2020-01-13 21:27:53 -08:00
efinix
Call equiv_opt with -multiclock and -assert
2019-12-31 18:39:32 -08:00
gowin
Call equiv_opt with -multiclock and -assert
2019-12-31 18:39:32 -08:00
ice40
Add
#1644
testcase
2020-01-17 15:57:52 -08:00
xilinx
this one is fine
2020-01-10 15:20:50 +01:00
run-test.sh
Add simcells.v, simlib.v, and some output
2019-06-27 11:13:49 -07:00