1
0
mirror of synced 2026-05-04 07:10:19 +00:00
Files
YosysHQ.yosys/tests/liberty/non-ascii.lib.verilogsim.ok
2025-04-17 00:20:18 +02:00

6 lines
78 B
Plaintext

module buffer (A, Y);
input A;
output Y;
assign Y = A; // "A"
endmodule