1
0
mirror of synced 2026-04-26 04:08:28 +00:00
Files
YosysHQ.yosys/tests/verilog/ifdef_unterminated.ys
2021-03-30 12:23:18 -04:00

5 lines
97 B
Plaintext

logger -expect error "Unterminated preprocessor conditional!" 1
read_verilog <<EOF
`ifndef a
EOF