github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-02 23:21:07 +00:00
Code Issues Releases Wiki Activity
Files
ef7594ce3d3b0fbf08941fb8d4010e73652afd97
YosysHQ.yosys/techlibs/altera_intel/max10
History
Larry Doolittle 2021ddecb3 Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
..
cells_arith_max10.v
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
cells_comb_max10.v
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00
cells_map_max10.v
Squelch trailing whitespace
2017-04-12 15:11:09 +02:00