github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-19 06:06:47 +00:00
Code Issues Releases Wiki Activity
Files
f0b1ec3e9758582bc0215e646c331e45a4e2a824
YosysHQ.yosys/backends/verilog
History
Clifford Wolf d9a2b43014 Add $dlatch support to write_verilog 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2018-04-22 16:03:26 +02:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Add $dlatch support to write_verilog
2018-04-22 16:03:26 +02:00