1
0
mirror of synced 2026-01-23 19:17:15 +00:00
Emil J. Tywoniak 36491569d2 Revert "verilog: add support for SystemVerilog string literals."
This reverts commit 5feb1a1752a7469fd5a02ec8afdb68794e55ef8f.
2025-08-11 13:34:10 +02:00
..
2023-10-30 10:34:30 +13:00
2023-12-13 10:15:51 +13:00
2024-10-15 07:37:20 +13:00
2025-08-07 07:59:29 +02:00
2024-11-05 13:48:48 +13:00
2022-11-15 12:55:22 +01:00
2024-10-15 07:24:14 +13:00