github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-02-22 07:27:46 +00:00
Code Issues Releases Wiki Activity
Files
f3ad8d680a3195ab9525b0a8b3f8dbff9d5e6e24
YosysHQ.yosys/passes
History
Clifford Wolf f3ad8d680a Add "techmap -wb", use in formal flows 
Signed-off-by: Clifford Wolf <clifford@clifford.at>
2019-04-20 11:23:24 +02:00
..
cmds
Add "wbflip" command
2019-04-20 11:04:46 +02:00
equiv
Add "techmap -wb", use in formal flows
2019-04-20 11:23:24 +02:00
fsm
fsm_opt: Fix runtime error for FSMs without a reset state
2019-02-07 10:35:36 +00:00
hierarchy
Add "whitebox" attribute, add "read_verilog -wb"
2019-04-18 17:45:47 +02:00
memory
memory_bram: Fix multiport make_transp
2019-04-07 16:56:31 +01:00
opt
Trim init attributes when resizing FFs in "wreduce", fixes #887
2019-03-22 11:42:19 +01:00
pmgen
Fix a few typos
2019-04-08 16:46:33 -07:00
proc
Revert #895
2019-04-16 11:07:51 -07:00
sat
Add "techmap -wb", use in formal flows
2019-04-20 11:23:24 +02:00
techmap
Add "techmap -wb", use in formal flows
2019-04-20 11:23:24 +02:00
tests
flowmap: implement depth relaxation.
2019-01-08 01:13:05 +00:00