1
0
mirror of synced 2026-01-21 10:23:03 +00:00
Gary Wong 4ffd05af6f verilog: add support for SystemVerilog string literals.
Differences are new escape sequences (including escaped newline
continuations and hex escapes) and triple-quoted literals.
2025-08-11 13:34:10 +02:00
..
2025-01-27 13:19:26 +01:00
2025-08-02 14:54:32 +12:00
2025-04-08 11:58:05 +12:00
2024-11-05 12:36:31 +13:00
2024-02-16 11:43:28 +01:00