Clifford Wolf f43c0bd8ba Merge pull request #1534 from YosysHQ/mwk/opt_share-fix ...

opt_share: Fix handling of fine cells.

2019-11-27 11:23:16 +01:00

..

aiger

tests: use optional ABCEXTERNAL when specified

2019-06-27 23:00:13 -04:00

arch

xilinx: Use INV instead of LUT1 when applicable

2019-11-25 20:40:39 +01:00

asicworld

Fix FIRRTL to Verilog process instance subfield assignment.

2019-02-25 16:18:13 -08:00

bram

…

errors

…

fsm

Speed up "make test" and related cleanups

2019-08-17 14:37:07 +02:00

hana

…

liberty

Liberty file parser now accepts superfluous ;

2019-03-27 15:16:19 +01:00

lut

Forgot to commit

2019-07-16 12:44:26 -07:00

memories

memory_dff: Fix checking of feedback mux input when more than one mux

2019-07-02 13:35:50 +01:00

opt

opt_share: Fix handling of fine cells.

2019-11-27 08:01:07 +01:00

opt_share

Support various binary operators in opt_share

2019-08-04 19:06:38 +02:00

proc

proc_clean: fix order of switch insertion.

2019-08-19 16:44:23 +00:00

realmath

…

rpc

rpc: new frontend.

2019-09-30 15:53:11 +00:00

sat

Revert "Add test that is expecting to fail"

2019-10-08 12:41:26 -07:00

share

…

simple

simple/peepopt.v tests to various/peepopt.ys with equiv_opt & select

2019-09-05 08:43:22 -07:00

simple_abc9

Remove notes

2019-11-26 22:41:35 -08:00

smv

…

sva

Fix "verific -extnets" for more complex situations

2019-03-26 14:17:46 +01:00

svinterfaces

Fix typo in tests/svinterfaces/runone.sh

2019-05-03 14:40:51 +02:00

svtypes

Use "(id)" instead of "id" for types as temporary hack

2019-10-14 05:24:31 +02:00

techmap

clkbufmap: Add support for inverters in clock path.

2019-11-25 20:40:39 +01:00

tools

autotest.sh to define _AUTOTB when test_autotb

2019-06-28 14:56:22 -07:00

unit

…

various

sv: Add tests for SV always types

2019-11-21 21:06:28 +00:00

vloghtb

…