This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
YosysHQ.yosys
Watch
1
Star
0
Fork
0
You've already forked YosysHQ.yosys
mirror of
synced
2026-02-01 14:42:19 +00:00
Code
Issues
Releases
Wiki
Activity
Files
f71e27dbf15d063ca45378ff2eb2d8102220f199
YosysHQ.yosys
/
passes
/
abc
History
Clifford Wolf
1c4a6411af
Updated abc
2013-11-21 22:39:10 +01:00
..
abc.cc
Updated abc
2013-11-21 22:39:10 +01:00
blifparse.cc
Renamed temp module generated by "abc" pass from "logic" to "netlist"
2013-11-19 01:03:57 +01:00
blifparse.h
Added $lut cells and abc lut mapping support
2013-07-23 16:19:34 +02:00
Makefile.inc
Added $lut cells and abc lut mapping support
2013-07-23 16:19:34 +02:00
vlparse.cc
Added support for "assign" statements in abc vlparse
2013-06-15 13:50:38 +02:00
vlparse.h
initial import
2013-01-05 11:13:26 +01:00