1
0
mirror of synced 2026-04-12 08:45:21 +00:00
Files
YosysHQ.yosys/techlibs/ecp5/abc9_unmap.v

6 lines
137 B
Verilog

// ---------------------------------------
module \$__ABC9_DPR16X4_COMB (input [3:0] A, S, output [3:0] Y);
assign Y = A;
endmodule