Clifford Wolf f4abc21d8a Add "whitebox" attribute, add "read_verilog -wb" ...

Signed-off-by: Clifford Wolf <clifford@clifford.at>

2019-04-18 17:45:47 +02:00

..

edif.cc

…

Makefile.inc

…

runtest.py

…