1
0
mirror of synced 2026-04-18 02:17:01 +00:00
Files
YosysHQ.yosys/backends/cxxrtl
Asu dc77563a6a cxxrtl: keep the memory write queue sorted on insertion.
Strategically inserting the pending memory write in memory::update to keep the
queue sorted allows us to skip the queue sort in memory::commit.

The Minerva SRAM SoC runs ~7% faster as a result.
2020-04-22 20:53:12 +02:00
..
2020-04-09 04:08:36 +00:00