5 lines
64 B
Verilog
5 lines
64 B
Verilog
module test(output out, input in);
|
|
|
|
assign out = +in;
|
|
endmodule
|
module test(output out, input in);
|
|
|
|
assign out = +in;
|
|
endmodule
|