6 lines
78 B
Verilog
6 lines
78 B
Verilog
module test(input in, output reg out);
|
|
|
|
always @(in)
|
|
out = in;
|
|
endmodule
|