github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-28 04:59:20 +00:00
Code Issues Releases Wiki Activity
Files
fb6df09dd210faddf1d238d2605e645bdbda9723
YosysHQ.yosys/backends/verilog
History
Eddie Hung 20ca795b87 Remove check for cell->name[0] == '$'
2019-02-06 14:53:40 -08:00
..
Makefile.inc
initial import
2013-01-05 11:13:26 +01:00
verilog_backend.cc
Remove check for cell->name[0] == '$'
2019-02-06 14:53:40 -08:00