github.com/YosysHQ.yosys
1
0
Fork 0
mirror of synced 2026-01-15 16:26:04 +00:00
Code Issues Releases Wiki Activity
YosysHQ.yosys/techlibs/intel
History
Miodrag Milanovic aa4d94f7d8 Fix duplicated parameter name typo
2020-11-18 10:03:57 +01:00
..
common
Fix duplicated parameter name typo
2020-11-18 10:03:57 +01:00
cyclone10lp
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cycloneiv
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
cycloneive
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
max10
intel: Use dfflegalize.
2020-07-13 19:21:05 +02:00
Makefile.inc
synth_intel: Remove incomplete Arria 10 GX support.
2020-08-21 01:46:06 +02:00
synth_intel.cc
synth_intel: Remove incomplete Arria 10 GX support.
2020-08-21 01:46:06 +02:00