1
0
mirror of synced 2026-01-17 00:52:28 +00:00
YosysHQ.yosys/tests/simple/string_format.v
2020-08-09 17:19:49 -04:00

8 lines
137 B
Verilog

module top;
parameter STR = "something interesting";
initial begin
$display("A: %s", STR);
$display("B: %0s", STR);
end
endmodule