mirror of
https://github.com/antonblanchard/chiselwatt.git
synced 2026-01-28 04:58:30 +00:00
Remove an unused bit from the Divider
Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
This commit is contained in:
committed by
Anton Blanchard
parent
08ca3da14e
commit
1aeb5dad28
@@ -20,7 +20,7 @@ class SimpleDivider(val bits: Int) extends Module {
|
||||
|
||||
val dividend = Reg(UInt((bits*2+1).W))
|
||||
val divisor = Reg(UInt(bits.W))
|
||||
val quotient = Reg(UInt((bits+1).W))
|
||||
val quotient = Reg(UInt(bits.W))
|
||||
val is32bit = Reg(Bool())
|
||||
//val signed = Reg(Bool())
|
||||
val modulus = Reg(Bool())
|
||||
|
||||
Reference in New Issue
Block a user