github.com/antonblanchard.chiselwatt
1
0
Fork 0
mirror of https://github.com/antonblanchard/chiselwatt.git synced 2026-05-08 00:46:23 +00:00
Code Releases Activity
Files
43e1e73ce869a4e10e78afd0214db417f4fc55fc
antonblanchard.chiselwatt/src
History
Anton Blanchard 63ed617cb6 Remove SystemVerilog syntax 
Lattice Diamond doesn't seem to support SystemVerilog which is a bit
depressing. We only use the syntax in a few places, so fix that up.

Signed-off-by: Anton Blanchard <anton@linux.ibm.com>
2020-01-31 02:49:26 +11:00
..
main/scala
Remove SystemVerilog syntax
2020-01-31 02:49:26 +11:00
test/scala
Remove some old tests
2020-01-30 18:11:46 +11:00