github.com/antonblanchard.microwatt
1
0
Fork 0
mirror of https://github.com/antonblanchard/microwatt.git synced 2026-05-05 07:44:16 +00:00
Code Releases Activity

icache: Reformat icache

Browse Source 
No code change

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
This commit is contained in:
Benjamin Herrenschmidt
2019-09-25 16:50:24 +10:00
parent 3a2c4b8978
commit fb01dc8a90
1 changed files with 24 additions and 24 deletions
Download Patch File Download Diff File Expand all files Collapse all files

48
icache.vhdl
View File

@@ -140,33 +140,33 @@ begin
r.w.we <= '0'; r.w.we <= '0';
case r.state is case r.state is
when IDLE => when IDLE =>
if read_miss = true then if read_miss = true then
r.state <= WAIT_ACK; r.state <= WAIT_ACK;
r.store_word <= 0; r.store_word <= 0;
r.store_index <= read_index; r.store_index <= read_index;
tags(read_index) <= read_tag; tags(read_index) <= read_tag;
tags_valid(read_index) <= '0'; tags_valid(read_index) <= '0';
r.w.adr <= i_in.addr(63 downto OFFSET_BITS) & (OFFSET_BITS-1 downto 0 => '0'); r.w.adr <= i_in.addr(63 downto OFFSET_BITS) & (OFFSET_BITS-1 downto 0 => '0');
r.w.cyc <= '1'; r.w.cyc <= '1';
r.w.stb <= '1'; r.w.stb <= '1';
end if; end if;
when WAIT_ACK => when WAIT_ACK =>
if wishbone_in.ack = '1' then if wishbone_in.ack = '1' then
cachelines(r.store_index)((r.store_word+1)*64-1 downto ((r.store_word)*64)) <= wishbone_in.dat; cachelines(r.store_index)((r.store_word+1)*64-1 downto ((r.store_word)*64)) <= wishbone_in.dat;
r.store_word <= r.store_word + 1; r.store_word <= r.store_word + 1;
if r.store_word = (LINE_SIZE_DW-1) then if r.store_word = (LINE_SIZE_DW-1) then
r.state <= IDLE; r.state <= IDLE;
tags_valid(r.store_index) <= '1'; tags_valid(r.store_index) <= '1';
r.w.cyc <= '0'; r.w.cyc <= '0';
r.w.stb <= '0'; r.w.stb <= '0';
else else
r.w.adr(OFFSET_BITS-1 downto 3) <= std_ulogic_vector(to_unsigned(r.store_word+1, OFFSET_BITS-3)); r.w.adr(OFFSET_BITS-1 downto 3) <= std_ulogic_vector(to_unsigned(r.store_word+1, OFFSET_BITS-3));
end if; end if;
end if; end if;
end case; end case;
end if; end if;
end process; end process;