github.com/antonblanchard.microwatt
1
0
Fork 0
mirror of https://github.com/antonblanchard/microwatt.git synced 2026-01-31 05:42:15 +00:00
Code Releases Activity
Files
10a1a86ba0954f0dbeb5cf241f8945c7dffd0f24
antonblanchard.microwatt/fpga
History
Benjamin Herrenschmidt fb5c16d05e uart: Make 16550 the default 
Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
2020-06-26 08:17:18 +10:00
..
arty_a7.xdc
uart: Import and hook up opencore 16550 compatible UART
2020-06-24 09:53:46 +10:00
clk_gen_bypass.vhd
Fix clk_gen_bypass
2019-10-13 14:41:53 +11:00
clk_gen_mcmm.vhd
Improve PLL/MMCM clocks configuration
2019-09-30 13:57:36 +10:00
clk_gen_plle2.vhd
Improve PLL/MMCM clocks configuration
2019-09-30 13:57:36 +10:00
cmod_a7-35.xdc
Add SPI configuration to Xilinx constraint files
2019-12-09 16:12:37 +11:00
firmware.hex
Add a few more FPGA related files
2019-08-23 16:23:53 +10:00
hello_world.hex
hello_world: Use new headers and frequency from syscon
2020-05-08 21:06:16 +10:00
LICENSE
Initial import of microwatt
2019-08-22 16:46:13 +10:00
main_bram.vhdl
Fix some ghdlsynth issues with fpga_bram
2020-01-11 14:34:25 +11:00
nexys_a7.xdc
Add SPI configuration to Xilinx constraint files
2019-12-09 16:12:37 +11:00
nexys-video.xdc
spi: Add SPI Flash controller
2020-06-13 00:01:48 +10:00
pp_fifo.vhd
pp_fifo: Fix full fifo losing all data on simultaneous push & pop
2020-05-15 20:49:09 +10:00
pp_soc_uart.vhd
uart: Remove combinational loops on ack and stall signal
2020-06-13 11:38:34 +10:00
pp_utilities.vhd
Initial import of microwatt
2019-08-22 16:46:13 +10:00
soc_reset_tb.vhdl
Exit cleanly from testbench on success
2020-05-20 16:07:13 +10:00
soc_reset.vhdl
soc_reset: Use counters, add synchronizers
2020-05-16 12:42:58 +10:00
top-arty.vhdl
uart: Make 16550 the default
2020-06-26 08:17:18 +10:00
top-generic.vhdl
uart: Make 16550 the default
2020-06-26 08:17:18 +10:00
top-nexys-video.vhdl
uart: Make 16550 the default
2020-06-26 08:17:18 +10:00