Michael Neuling 4d5abfb430 Remove dynamic ranges from code ...

Some VHDL compilers like verific [1] don't like these, so let's remove
them. Lots of random code changes, but passes make check.

Also add basic script to run verific and generate verilog.

1. https://www.verific.com/

Signed-off-by: Michael Neuling <mikey@neuling.org>

2019-08-30 16:13:48 +10:00

..

dependencies.py

Initial import of microwatt

2019-08-22 16:46:13 +10:00

hash.py

Initial import of microwatt

2019-08-22 16:46:13 +10:00

run_test.sh

Initial import of microwatt

2019-08-22 16:46:13 +10:00

test_micropython_long.py

Initial import of microwatt

2019-08-22 16:46:13 +10:00

test_micropython.py

Initial import of microwatt

2019-08-22 16:46:13 +10:00

verific.sh

Remove dynamic ranges from code

2019-08-30 16:13:48 +10:00