Benjamin Herrenschmidt b46f81fae4 Wishbone debug module ...

This adds a debug module off the DMI (debug) bus which can act as a
wishbone master to generate read and write cycles.

Signed-off-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>

2019-09-20 15:07:49 +10:00

..

dependencies.py

Initial import of microwatt

2019-08-22 16:46:13 +10:00

hash.py

Initial import of microwatt

2019-08-22 16:46:13 +10:00

mw_debug.py

Wishbone debug module

2019-09-20 15:07:49 +10:00

run_test.sh

Initial import of microwatt

2019-08-22 16:46:13 +10:00

test_micropython_long.py

Initial import of microwatt

2019-08-22 16:46:13 +10:00

test_micropython.py

Initial import of microwatt

2019-08-22 16:46:13 +10:00

verific.sh

Fix verific script with new VHDL files

2019-09-06 15:05:03 +10:00