1
0
mirror of https://github.com/antonblanchard/microwatt.git synced 2026-01-11 23:43:15 +00:00
Paul Mackerras 32919435a3 FPU: Allow mtfsb* to set FPSCR[FX] implicitly
If mtfsb1 causes an individual exception bit to go from 0 to 1, that
should set FX as well.  Arrange for this by setting update_fx to 1.
Also make sure mcrfs doesn't copy the reserved FPSCR bit.

Signed-off-by: Paul Mackerras <paulus@ozlabs.org>
2025-12-15 08:45:23 +11:00
..
2022-08-09 20:39:39 +10:00
2020-06-24 09:53:46 +10:00
2021-09-27 15:30:41 +10:00
2020-06-24 09:53:46 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2020-04-07 11:11:17 +10:00
2022-08-09 20:39:39 +10:00
2020-06-19 20:28:03 +10:00
2022-08-09 20:39:39 +10:00