This website requires JavaScript.
Explore
Help
Register
Sign In
github.com
/
antonblanchard.microwatt
Watch
1
Star
0
Fork
0
You've already forked antonblanchard.microwatt
mirror of
https://github.com/antonblanchard/microwatt.git
synced
2026-02-07 00:27:22 +00:00
Code
Releases
Activity
Files
bf36ea365b9998f5cf8e1cb082fc1d8c78cb6721
antonblanchard.microwatt
/
litedram
/
gen-src
History
Michael Neuling
57604c1a6e
Merge pull request
#213
from ozbenh/uart16550
...
Add support for standard 16550 style UART
2020-06-29 12:19:06 +10:00
..
sdram_init
Merge pull request
#213
from ozbenh/uart16550
2020-06-29 12:19:06 +10:00
arty.yml
litedram: Remove old "VexRiscV" based initializations
2020-06-05 11:23:04 +10:00
dram-init-mem.vhdl
litedram: Fix DRAM init mem using too many address bits
2020-06-10 13:10:57 +10:00
generate.py
litedram: Remove old "VexRiscV" based initializations
2020-06-05 11:23:04 +10:00
nexys-video.yml
litedram: Remove old "VexRiscV" based initializations
2020-06-05 11:23:04 +10:00
no-init-mem.vhdl
litedram: Split the init memory from the main wrapper
2020-05-25 11:33:09 +10:00
sim.yml
litedram: Remove old "VexRiscV" based initializations
2020-06-05 11:23:04 +10:00
