mirror of
https://github.com/chip-red-pill/uCodeDisasm.git
synced 2026-01-11 23:53:26 +00:00
Initial commit
This commit is contained in:
h0t_max
commit
531dcb2da5
279
README.md
Normal file
279
README.md
Normal file
@ -0,0 +1,279 @@
|
||||
|
||||
# **Disclaimer**
|
||||
|
||||
**All information is provided for educational purposes only. Follow these instructions at your own risk. Neither the authors nor their employer are responsible for any direct or consequential damage or loss arising from any person or organization acting or failing to act on the basis of information contained in this page.**
|
||||
|
||||
# Content
|
||||
[Introduction](#introduction)
|
||||
[Usage](#Usage)
|
||||
[The Structure and the Binary Format of Intel Atom Goldmont Microcode](#the-structure-and-the-binary-format-of-intel-atom-goldmont-microcode)
|
||||
[Description of Some Important Microoperations](#description-of-some-important-microoperations)
|
||||
[Text Labels For Microcode Addresses](#text-labels-for-microcode-addresses)
|
||||
[Unresolved Questions](#unresolved-questions)
|
||||
[Content of the Publication](#content-of-the-publication)
|
||||
[Research Team](#research-eam)
|
||||
[License](#license)
|
||||
|
||||
|
||||
# Introduction
|
||||
Since Intel Atom CPUs are full-fledged, modern representatives of the x86 architecture supporting most of its instruction extensions (Intel VMX, Intel MPX, Intel SGX) the ability to view, understand and research the microcode of these CPUs is being considered by us as a very important game-changing opportunity in many areas of nowadays security/performance/functional analysis of x86 CPUs. The knowing of the x86 implementation in microcode even for the one representative can greatly empower researchers of the CPU transient execution vulnerabilities because now they can see much deeper what is going on inside one or another x86 instruction implementation and how it affects the microarchitecture (various buffers, registers and internal states). Performance engineers finally can estimate the true latency of Intel CPUs instructions, comparing it with official documentation and Hypervisors developers could see the genuine reason leading to VM exit without relying on numerous guesses. Unfortunately, the Chips Giant has kept this secret with seven seals for over 40 years, but now it seems to emerge.
|
||||
|
||||
So last year we managed to extract the microcode for the actual Intel Atom microprocessor having codename Goldmont. We don’t intend to describe the process now, but instead we would like to share our results of the reverse engineering that we’re doing for the Atom’s microcode. Here, we are publishing our microcode disassembler tool using which you can see the interpretation in plain, readable form of the binary microcode which we have already published last year [glm-ucode][4]. Our disassembler is written in Python 3.x script language and prints the binary microoperations together with their text representation (mnemonic + operands). The text translation is done based on our understanding and the progress in the reverse engineering at the current stage, so we don’t claim its absolute certainly. There can be errors as in the microoperation mnemonics naming as well in the arguments representation. Moreover, there still exist unknown operation codes (opcodes) for many microoperations (mostly, for XMM specific), but the basic control flow and ALU opcodes were determined. We encourage all researchers interested in the topic to continue with us the research and extend our disassembler fixing the errors and adding new opcodes. This is one of the goals for the current publication of the microcode disassembler tool intendent for Intel Atom CPUs microcode.
|
||||
|
||||
At first glance at the disassembler’s output the researcher may be confused by the naming of some mnemonics especially for microoperations working with physical memory (e.g. LDPPHYSTICKLE_DSZ64_ASZ64_SC1) and he can raise the question of the source for those weird names. For now, we can say only that those mnemonics were acquired directly from Intel – they published on the one of their official internet resources the raw data representing log files from some microcode simulation tool for certain Big Core microarchitecture. Now, the link isn’t available, but we kept the data which have been subject to deep analysis where we got all those sophisticated mnemonics. By analogy, we invented and our own, where we were not able to find correspondent in the list using the logic and the existing mnemonics as a template. We’re publishing the original list of the opcodes’ mnemonics in separate file (misc/bigcore_opcodes.txt) to let researchers make independent decision about correctness of our choice in the naming and use it for new opcodes.
|
||||
|
||||
Next, we will describe the structure of Atom Goldmont microcode and the basic semantic of some most important microoperations. Further, we will describe the remaining unresolved problems which we encountered during our research.
|
||||
|
||||
|
||||
# Usage
|
||||
```
|
||||
glm_ucode_disasm.py
|
||||
Usage: glm_ucode_disasm <ms_array0_file_path>
|
||||
```
|
||||
|
||||
Example:
|
||||
```
|
||||
glm_ucode_disasm.py ..\ucode\ms_array0.txt
|
||||
```
|
||||
|
||||
Output listing can be found in
|
||||
|
||||
```
|
||||
cat ..\ucode\ucode_glm.txt
|
||||
U0000: 00626803f200 tmp15:= MOVEFROMCREG_DSZ64(CORE_CR_CUR_UIP)
|
||||
U0001: 000801030008 tmp0:= ZEROEXT_DSZ32(0x00000001)
|
||||
018e5e40 SEQW GOTO U0e5e
|
||||
------------------------------------------------------------------------------------
|
||||
U0002: 004800013000 tmp7:= ZEROEXT_DSZ64(0x00000000)
|
||||
|
||||
U0004: 05b900013000 mm7:= unk_5b9(0x00000000)
|
||||
U0005: 000a01000200 TESTUSTATE(UCODE, UST_MSLOOPCTR_NONZERO)
|
||||
0b000240 ? SEQW GOTO U0002
|
||||
U0006: 014800000000 SYNCWAIT-> URET(0x00)
|
||||
------------------------------------------------------------------------------------
|
||||
|
||||
U0008: 000c6c97e208 tmp14:= SAVEUIP(0x01, U056c)
|
||||
01890900 SEQW GOTO U0909
|
||||
------------------------------------------------------------------------------------
|
||||
U0009: 0005a407de08 tmp13:= SUB_DSZ32(0x000001a4, tmp8)
|
||||
U000a: 01310023d23d tmp13:= SELECTCC_DSZ32_CONDNZ(tmp13, 0x00000800)
|
||||
|
||||
U000c: 00470003dc7d tmp13:= NOTAND_DSZ64(tmp13, tmp1)
|
||||
U000d: 0150015c027d LFNCEWTMRK-> UJMPCC_DIRECT_NOTTAKEN_CONDZ(tmp13, U3701)
|
||||
U000e: 000000000000 NOP
|
||||
06a71180 SEQW GOTO generate_#GP
|
||||
------------------------------------------------------------------------------------
|
||||
|
||||
U0010: 000c6c97e208 tmp14:= SAVEUIP(0x01, U056c)
|
||||
0187e100 SEQW GOTO U07e1
|
||||
------------------------------------------------------------------------------------
|
||||
|
||||
sha256_ret:
|
||||
U0011: 00638e03d200 tmp13:= READURAM(0x008e, 64)
|
||||
U0012: 00652003e23d tmp14:= SHR_DSZ64(tmp13, 0x00000020)
|
||||
|
||||
U0014: 003d0003df7e tmp13:= MOVEINSERTFLGS_DSZ32(tmp14, tmp13)
|
||||
U0015: 00638d03e200 tmp14:= READURAM(0x008d, 64)
|
||||
U0016: 015d00000ec0 UJMP(tmp11)
|
||||
```
|
||||
|
||||
|
||||
# The Structure and the Binary Format of Intel Atom Goldmont Microcode
|
||||
|
||||
The microcode of the Intel Atom CPUs consists from two large chunks of data – Microcode Triads and Sequence Words. These data are kept in the ROM area of a functional block inside CPU core that is called Microcode Sequencer (MS). We used debug port of MS exposed to CRBUS to extract the data.
|
||||
|
||||
Microcode triads represent a set of **three microoperations** which are processed under control of **one sequence word**. The addressing of each microoperation (uop) inside triad are global so the first uop of second triad has address 0x4 (starting from 0x0), where the address 0x3 belongs to non-existing microoperation (an attempt to read the address via the debug port returns zero). In our disassembler we preserved the same addressing scheme because it’s also used in uops performing direct transfer of microcode execution flow. We simply skip each fourth microoperation (don’t print zero data) making a one empty line gap to separate the triads.
|
||||
|
||||
Each microoperation of Atom Goldmont microarchitecture has the following 48-bit binary format (at the top here’re the bits indexes, at the bottom – the fields lengths, signs plus mark fields boundaries, vertical bars – bytes):
|
||||
```
|
||||
48 44 40 32 24 23 18 16 12 8 6 0
|
||||
-|--+--+--+----|--------|--------|--+-----+--|----+----|--+------|
|
||||
|??|m2|m1| opcode | imm0 |m0| imm1| dst | src1 | src0 |
|
||||
-|--+--+--+----|--------|--------|--+-----+--|----+----|--+------|
|
||||
2 1 1 12 8 1 5 6 6 6
|
||||
```
|
||||
Where:
|
||||
|
||||
**opcode** – 12-bit numeric microoperation code of operation representing the actual operation to perform (all opcodes which we’ve determined are placed in separate file opcodes.txt of our disassembler package)
|
||||
**src0/src1/dst** – three 6-bits fields which select operands for the operation. You can find the meaning of all numeric selectors for the fields in the disassembler’s python code. For some microoperations, the field dst is actually src2 (represents third source operand, e.g. for memory store uops).
|
||||
|
||||
**m0/m1/m2** – there bits representing modes of the operation altering its behavior which are specific for microoperations or to groups of microoperations. E.g. for TESTUSTATE uop (see the description below), bit m0 means NOT, and bits m1 and m2 select various sets of internal state bits to check. For ALU uops (ADD_DSZN, SUB_DSZN and so on), bit m0 allows to select various immediate values representing data of macro-instruction (MACRO IMMS) for which the microcode gets executed.
|
||||
|
||||
**imm0/imm1** – represent bits #0-7 and #8-12 of immediate values embedded directly into uops. The bits #13-15 are extracted from the values in src0/src1 field (there’s a set of selectors representing immediate values and containing the last three bits of the values).
|
||||
|
||||
**Bits #46 and #47** – present only in ucode patch in RAM area (aren’t set in uops of MSROM) and control some properties of uops substitution which we didn’t determined yet
|
||||
|
||||
|
||||
|
||||
Each sequence word has the following 30-bit binary format:
|
||||
|
||||
```
|
||||
30 28 25 24 23 8 6 2 0
|
||||
-+--+-----+--|--+--------------------+---+-------+---|
|
||||
|??|sync | up2 | uaddr |up1| eflow |up0|
|
||||
-+--+-----+--|--+--------------------+---+-------+---|
|
||||
2 3 2 15 2 4 2
|
||||
```
|
||||
Where:
|
||||
|
||||
**up0/up1/up2** – 2-bit pointers to microoperation inside triad. Values 0x0-0x2 point to one of three uops, the value 0x3 has special meaning (see below) for up1 and up2 (for up0 is unacceptable)
|
||||
|
||||
**eflow** – 4-bit field that controls execution flow for the microoperations triad. The bit layout of the field can be studied in disassembler’s python code, in **process_seqword** function. The values other than 0x0 imply the use of **up0** field. The value 0x0 (and 0x8-0xb) of eflow field specifies sequential execution of next triad (if up1 has the value 0x3) or the triad at microcode address specified by uaddr field (for up1 values of 0x0:0x2). The **up1** values 0x0:0x2 also point the last uop in the triad to execute (so, in each triad there can be executed less than three uops)
|
||||
|
||||
**uaddr** – 15-bit field that specifies the address in microcode ROM (or in patch RAM if uaddr is larger or equal to 0x7c00) for the next triad which accepts execution flow. This field is only applicable for certain values of **eflow** field (see above)
|
||||
|
||||
**sync** – 3-bit field that controls two synchronization aspects those apply for microoperations execution which is performed out of order based on dependency chains inside microoperations. Some values specify Load Fences, other specify Synchronization Barriers. See the process_seqword function in Python’s code for exact values. The field is processed (and has meaning) only if up2 field contains 0x0-0x2 values pointing to valid uop inside triad. The value 0x3 for up2 specifies that no sync control is defined inside correspondent triad
|
||||
|
||||
**Bits #28-29** – unknown bits defining some undermined aspects of sequence words substitution via Patch RAM (probably, their meaning is the same as for bits #46-47 of uops)
|
||||
|
||||
|
||||
# Description of Some Important Microoperations
|
||||
|
||||
## Execution Flow Control uOps
|
||||
|
||||
There’re two groups of the most important microoperations:
|
||||
|
||||
1. Performing execution flow control of microcode (in addition to that provided by sequence words).
|
||||
1. Controlling conditional execution of sequence words pertaining to their microcode triads
|
||||
|
||||
|
||||
|
||||
## SAVEUIP/SAVEUIP_REGOVR/READUIP_REGOVR/URET
|
||||
|
||||
We found these mnemonics (SAVEUIP/READUIP/URET) in the original list of opcodes for the Big Core. During the reverse engineering of Atom microcode, we understood that there’re two internal microarchitectural (uarch) registers accessed by the considered uops which allow some kind of procedure calling inside microcode. We named the registers UIP0 and UIP1.
|
||||
|
||||
1. SAVEUIP/SAVEUIP_REGOVR – saves the 15-bit value specified inside the uop itself (in IMM0/1 fields of SAVEUIP uop), or uaddr of next microoperation (SAVEUIP_REGOVR) to UIP0/1 register
|
||||
1. READUIP_REGOVR – reads the current value of UIP0/1 register into its destination. The REGOVR postfix describes that high 16 bits of 32-bit destination contain the mask for so called uarch register overriding. There’re several selector values for src0/src1/dst fields of uop which select special virtual registers (we named them **tmpv0**, **tmpv1** and so on). These virtual registers can be assigned to point to any uarch register (**tmp0**-**tmp15**) by the Register Override 16-bit value (each 4-bit hex tetrad assigns one of tmp0-tmp15 uarch register for correspondent tmpv0/3 virtual register). After the assignment any uop operating with the tmpv0/3 registers operates actually with correspondent tmp0/15 uarch register
|
||||
1. URET – perform the transfer of microcode execution flow to uaddr saved previously in UIP0/1 register. The uop argument (0x00 or 0x01) selects one of the two registers.
|
||||
|
||||
It must be noted that the procedure calling mechanism allows the branching at most two nesting levels by default. However, using READUIP_REGOVR/SAVEUIP uops, the microcode can arrange more nesting levels saving and restoring the UIP0/1 values. Also, we note the fact that some eflow control values inside Sequence Words duplicate the functional of the considered uops (there’re control values inside eflow field of sequence words having the same effect on the ucode execution as SAVEUIP/SAVEUIP_REGOVR and URET uops).
|
||||
|
||||
|
||||
## TESTUSTATE/UPDATEUSTATE
|
||||
|
||||
One of most sophisticated microoperations which took a long time to understand is the uop for conditional execution of sequence words depending on various microarchitectural internal states and a set of bits which can be manipulated by ucode itself. We named the uop having opcode 0x00a as TESTUSTATE. This microoperation engages all three mode bits (m0/1/2) inside binary format of uop. We found the companion UPDATEUSTATE uop which can set/reset any bit of the internal 6-bit bitmask. This internal 6-bit state can be used in TESTUSTATE uop when m1/m2 bit are both zero. Other combinations of m1/m2 uop modes bits specify internal microarchitectural states to be tested. There’re two sets of the internal uarch states which we named: SYS and VMX states. Our disassembler prints the certain state for each TESTUSTATE uop as first operand. We marked the special case of the 6-bit bitmask manipulated by UPDATEUSTATE uop as UCODE. We investigated and assigned the names at the moment only to first nine SYS states. Among those are: UST_USER_MODE, UST_SMM, UST_VMX_GUEST and others. The VMX internal states are to be determined.
|
||||
TESTUSTATE microoperation operates as following:
|
||||
|
||||
1. If the TESTUSTATE uop is last uop in triad then it defines whether the correspondent Sequence Word is applicable and must be processed. If the condition defined by uop is not met, the triad’s sequence word is skipped and the next triad of uops (uaddr+0x4) gets executed
|
||||
1. In all other positions inside triad, the TESTUSATE uop duplicates (if the specified condition is met) next one or two uops (they placed into IDQ twice). In our disassembler we mark the conditional sequence words (which belong to tetrads with last TESTUSATE uop) with question sign. We didn’t highlight the other case that is very rare (the reader himself must bear that in mind)
|
||||
1. The first numeric 16-bit argument (second in the disassembler’s listing) defines which bits in correspondent state/bitmask to check. For all modes except SYS, the set bit in argument checks whether the correspondent bit in state or bitmask is clear. For SYS mode, the set bit checks that correspondent state (architectural mode) is activated. The mode bit m0 of the uop inverts the rules described above (if m0 is set the TESTUSATE checks the set bits in VMS states/bitmask and that the SYS arch mode is not activated)
|
||||
1. The modes of the uop are (m2:m1):
|
||||
* 0:0 - uop uses internal 6-bit bitmask to test. The bits of the mask can be set/cleared by UPDATEUSTATE uop
|
||||
* 0:1 – uop uses internal SYS states which are mapped to various architectural modes (User Mode, SMM, VMX Non-Root, 64-bit Long Mode and others)
|
||||
* 1:0 – uop uses internal states which we think are connected to VMX implementation in microcode
|
||||
1. The upper is high level description. To be more precise we describe the source of each bit which we were able to determinate for each mode:
|
||||
* UCODE: 0 – special condition that is met until the internal MS loop counter is not zero. Each check of the loop counter by the bit #0 of the uop in UCODE decreases its value. There’s the special uop WRMSLOOPCTRFBR, which sets the initial value for the loop counter
|
||||
* UCODE: 1 - undetermined
|
||||
* UCODE: 2:7 – the bits of the internal register containing 6-bit bitmask, which can be manipulated by UPDATEUSTATE uop
|
||||
* UCODE: 8:15 – the bits 0:7 of the 0x6c3 CRBUS register
|
||||
* SYS: 0:7 - the architectural modes. Each mode is defined by its own architectural method. E.g. User Mode is active only if CPL (the field in CS’s selector) is equal to 3. The TESTUSATE uop tests each arch mode by unique way. There’s no dedicated microarchitectural register or some other thing to define the architectural modes inside microcode – they are defined by the way specified in x86 architecture. The exceptions are SMM mode (and VMX Dual Monitor Treatment mode) which are activated by special CRBUS register with address 0x7c6
|
||||
* SYS: 8:12 – the bits 8:12 of the 0x6c3 CRBUS registers
|
||||
* SYS: 12 – undetermined
|
||||
* SYS: 13:15 – the bits 6:7 of 0x6c5 CRBUS register
|
||||
* VMX: 0:15 – scattered bits of 64-bit 0x6c0 register (we didn’t determine the exact match)
|
||||
|
||||
|
||||
## UFLOWCTRL
|
||||
|
||||
This very strange microoperation which we ourselves named so can perform (replaces) the functionality of several other uops dealing with execution flow control in particular SAVEUIP, UPDATEUSTATE and some others based on its argument. The full set of uops which the uop can replace see in *get_str_uop_uflow_ctrl_special_imms* function. For the one value of the uop’s argument we were not able to determinate its purpose.
|
||||
|
||||
## UJMPCC_DIRECT_NOTTAKEN_CONDX
|
||||
|
||||
There exist many uops for conditional operations such as conditional jumps to microcode addresses. They all operate the same way when viewed from the condition part. The condition to test is a part of the microoperation opcode (and mnemonic), but the state to test is not obvious. We determined that execution of all ALU uops doesn’t affect global architectural Flags Register. Yes, there exist special uops to manipulate the Arithmetical Flags of the Flags Registers (e.g. MOVEINSERTFLGS_DSZN in special mode), but where the conditional uops get the state to check was not clear. Eventually, we determined that each microarchitectural register (tmp0-15) has associated set of arithmetical flags, which are assigned **when the register is used as the destination** for any ALU uop. The set of arithmetical flags is independent for each uarch register. There exist several uops to copy the flags between uarch registers (MOVEMERGEFLGS) and even to set the flags in numeric form to any microarchitectural register (MOVEINSERTFLGS_DSZ32). Thus, the conditional uops operate with the arithmetical flags associated with uarch register specified as first source operand. The architectural registers (rax, rbx, rcx and so on) don’t have such association and aren’t used in conditional uops as first operand.
|
||||
|
||||
So, i.e. UJMPCC_DIRECT_NOTTAKEN_CONDNZ(tmp0, UXXXX) uop test Zero Flag associated with tmp0 register and transfer the Microcode Sequencer’s execution flow to UXXX addr if the flag is not set, or to uop at next address in microcode otherwise.
|
||||
|
||||
All conditional jumps have NOTTAKEN attribute so they aren’t considered as transferring control in speculative execution (behind unresolved branches - other conditional jumps with unresolved source operands). However, the jumps performed by unconditional jumps - due to UJMP, URET uops or by correspondent sequence words processing are always considered as TAKEN.
|
||||
|
||||
## SELECTCC_DSZX_CONDX
|
||||
|
||||
Conditional selects operate as following: if the flag selected by the condition in opcode is set or clear (depending on the condition) in the associated flags with first source operand, the result of the uop (the value written to destination) is the second source operand else zero.
|
||||
|
||||
## CMOVCC_DSZX_CONDX
|
||||
|
||||
Conditional moves are similar to conditional selects, but their result is first operand (not second) if the condition is met and the second operand (not zero) if condition is not met. Conditional moves as well as selects have DSZX attribute specifying the size of the destination data.
|
||||
|
||||
## CRBUS uops (MOVEFROMCREG_DSZ64 and others)
|
||||
|
||||
The Control Register Bus is a fundamental communication mechanism inside CPU core by which all executive units (such as Instruction Fetch Unit, Data Cache Units, Microcode Sequencer, Execution Core and others) send control data between themselves. Each executive unit is connected to CRBUS and exposes its control registers to the bus’s address range.
|
||||
We used the following naming scheme in our disassembler for the control registers of the executive units (the same scheme is used in internal XML files of Intel DFx Abstraction Layer and Intel OpenIPC software packages):
|
||||
|
||||
```<UNIT NAME>_CR_<REG NAME>```
|
||||
|
||||
E.g. CORE_CR_CR0 is the control register of the unit performing execution of uops (execution pipline) and contains current value of architectural CR0 register, PMH_CR_CR3 contains architectural page directory physical address in Page Miss Handler unit. Our disassembler supports the assignment of the text names to the control registers via cregs.txt file, where for arbitrary CRBUS address the user can specify arbitrary text name to be used everywhere in disassembler’s listing where uops reference the control register. We determined a set of important CREGs and placed them into the creg.txt file to use in the disassembler.
|
||||
The microoperations MOVEFROMCREG_DSZ64/ MOVETOCREG_DSZ64 are simples uops to access CRBUS. There also exist a set of MOVETOCREG_BITOPX_DSZ64 uops, which perform the specified bit operation under first source operand and write the result to specified CREG.
|
||||
|
||||
## URAM Access uOps
|
||||
|
||||
Inside execution pipeline there exist special small random-access memory which is private to each CPU core instance. It has only 512 (0x200) 64-bit entries and is accessed by READURAM/WRITEURAM uops. We called the memory as URAM. The memory isn’t shared by other cores of CPU complex. We are convinced that the memory can be written by arbitrary data and its entries aren’t hardware registers, but it seems that executive units of CPU core can access the URAM independent of microcode. Studying the microcode simulation log files for some Big Core (see Overview chapter) we’ve seen that the Big Cores also have the dedicated small private microarchitectural memory, but they name it as FSCP. We don’t know certainly what the abbreviation means, but decided to name the entries in URAM also as FSCP_CR_XXX. So, in our disassembler package there exist fscp.txt file where the association between arbitrary URAM address and its text name can be set.
|
||||
There also exist uops performing bit operations on their arguments (by analogy of correspondent CRBUS uops) before the write to URAM, but for now we didn’t determine their mnemonics.
|
||||
|
||||
## Text Labels for Microcode Addresses
|
||||
|
||||
Our disassembler can assign text label to arbitrary address in microcode, so in all control flow uops, conditional and direct, the text label is used instead UXXX microcode address. The file has name labels.txt and placed nearby main python script. We already filled the file with several labels, which we assigned for different ucode procedures, such as performing cryptographic procedures and others.
|
||||
Especially note the labels ending with **_xlat**: they mark entry points for x86 instructions which we determined. XLAT is an abbreviation of “Translate” and underlines that the x86 entry points in ucode are selected by a static tabular mechanism (we’ve seen the same naming of x86 entry points for Big Cores in the ucode emulation log files). Using the ability to execute arbitrary ucode via Match/Patch mechanism (isn’t described in this write-up), we determined many entry points for x86 instructions and placed them into the labels.txt file to be used by researchers.
|
||||
Even more x86 entries aren’t determined yet. As you can see, each x86 instruction entry in the microcode has the following properties:
|
||||
1. The address for any x86 entry point is in the range U0000-U1000
|
||||
1. The address for x86 instruction entry must be a multiple of 8
|
||||
1. There must not be references in other places of ucode to the x86 entry address
|
||||
|
||||
## Unresolved Questions
|
||||
|
||||
Our disassembler is far from complete. Here’re the open issues (how we see it) to be implemented:
|
||||
|
||||
1. Opcodes and semantic for most SSE uops
|
||||
Although we found several uops processing MMX/XMM data and implemented the support in our disassembler for mixed uops operating with both MMX/XMM and GP registers (the selectors for the registers in src0/src1/dst fields are overlapped), we didn’t process all SSE microoperations: we added only simple SSE uops those map one to one to correspondent x86 instructions naming them as the instructions (in fact, the mnemonics names for uops may differ). There exist in microcode the procedure for fast SHA256 implementation using vectored SSE data – it almost completely consists from uops with unknown opcodes. That’s a good place to start researching SSE uops.
|
||||
|
||||
1. Two unknown bits for TESTUSTATE
|
||||
From all possible 48 state bits which can be used in TESTUSTATE uop, only for two of them we don’t know where they are in the microarchitectural state (see description for the TESTUSTATE uop above). We didn’t find bit #1 from UCODE state and bit #13 from SYS state. To understand their meaning, it must be found at first where the bits exist in the microarchitecture (CRBUS, arch state, Fuse, FSCP and so on).
|
||||
|
||||
1. Text names for state bits of TESTUSTATE
|
||||
We assigned the names for eight most important SYS states of TESTUSTATE uop. You can find the enumeration in Phyton’s function parsing the arguments of the uop (*get_str_uop_xxx_ustate_special_imms*). For remaining seven (one bit is unterminated) SYS states and for VMX states, their purpose must be determined by reverse engineering of microcode changing the states’ sources and appropriate names must be assigned (the Python code has dict for the names to be extended).
|
||||
|
||||
1. Many CRBUS registers
|
||||
Unfortunately, we don’t have full list of CRBUS registers for Atom Goldmont microarchitecture (we do have the list for some Big Cores that was acquired from XML files of Intel DAL software package). However, the knowing of the Control Registers and their bit layout is very important for complete reverse engineering of the microcode (you will see how much code in MSROM works with CRBUS). We found and added to our disassembler some CRegs using their correlation with MSRs but they are very few of full set.
|
||||
|
||||
1. SIGEVENT numeric argument
|
||||
This uop is used to raise x86 architectural exceptions. We found (using pure logic) two very important places where #UD and #GP exceptions are generated in microcode using the SIGEVENT uop, but we are not able to map the SIGEVENT argument to x86 exception vector. It seems there’s some other information in the numbers passed to SIGEVENT that must be understood, so the more convenient support for the SIGEVENT uop can be added to our disassembler.
|
||||
|
||||
1. UFLOWCTRL first argument’s value 0x01
|
||||
We didn’t determinate the purpose of the UFLOWCTRL with first argument’s value of 0x01. It replaces some other uop but it’s unknown which for the argument.
|
||||
|
||||
1. Sequence Word’s UEND variations
|
||||
We detected among eflow field bits of Sequence Words four values requesting the end of microcode sequencing for current macroinstruction. We marked them as UEND0, UEND1, UEND2 and UEND3. Although we suppose they are indented to deal with out of order execution of uops during the microcode sequencing and perhaps beyond the macroinstruction boundaries the certain purpose of each UENDX is to be determined.
|
||||
|
||||
1. Find an unfixable bug in CPU initialization code
|
||||
We already found many interesting things using our disassembler, in particular the two undocumented x86 instructions for microarchitectural access, but the main goal remains unresolved: to find a bug in microcode performing CPU initialization from the Reset Entry Point in microcode (U4000) to call of x86 Reset Vector. It’s very probably that a bug in that code flow could not be fixed by microcode patch what makes a precedent of truly unfixable microcode bug and changes the approach of the industry to the microcode implementation.
|
||||
|
||||
## Content of the Publication
|
||||
|
||||
1. We publish our microcode disassembler (glm_ucode_disasm), consisting from:
|
||||
* main Python script glm_ucode_disasm.py
|
||||
* opcode.txt file with all opcode mnemonics which we determined
|
||||
* hard_imm.txt containing all constants from Constants ROM of Atom Goldmont. They are used in uops with special src0/1 selectors
|
||||
* Various auxiliary files containing textual names for several microarchitectural entities (CRBUS regs, URAM entries, labels for microcode addresses)
|
||||
2. We publish without any description (who wants to - let him deal with the code) the IDQ (Instruction Decode Queue) processing Python code (*idq_disassemble.py)* with sample test data. IDQ is a key for reverse engineering of the microoperations format and uop opcodes. The code is tightly coupled with disassembler and we don’t want to separate it.
|
||||
2. Microoperations opcodes and mnemonics for one of Intel Big Core representative (*misc/bigcore_opodes.txt*)
|
||||
2. The full list of all MSRs (*misc/glm_msr_read_desc.txt*, *misc/glm_msr_write_desc.txt*) for Atom Goldmont microarchitecture. MSRs are a bridge between x86 architecture and the microcode, some kind of an interface and they are very important for successfully reverse engineering of microcode. We extracted the two lists of MSR descriptors from special ROM area in uarch (via arbitrary execution of MSR2CR uop), parsed them according to microcode (see *rdmsr_xlat* and *wrmsr_xlat*) and publish the results: for each existing MSR, the following is published: MSR address, applicable modes, the check procedure in microcode, read/write procedure in microcode, address of microarchitectural data for MSR depending of its type (CRBUS regs, URAM regs, hardware register accessed via IO uops, custom MSR composed from many sources). There’re four modes, which affect MSR availability: Normal, SMM, JTAG and ELF (special very privileged x86 code that can exist in microcode update file in encrypted form and gets run directly by microcode). In our MSRs lists, in field Type we mark MSRs by: N (Normal), S (SMM), J (JTAG) and E (ELF).
|
||||
|
||||
# Research Team
|
||||
|
||||
Mark Ermolov ([@\_markel___][1])
|
||||
|
||||
Maxim Goryachy ([@h0t_max][2])
|
||||
|
||||
Dmitry Sklyarov ([@_Dmit][3])
|
||||
|
||||
# License
|
||||
Copyright (c) 2021 Mark Ermolov, Dmitry Sklyarov at Positive Technologies and Maxim Goryachy (Independent Researcher)
|
||||
|
||||
Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the "Software"), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions: The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.
|
||||
|
||||
THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
|
||||
|
||||
|
||||
|
||||
[1]: https://twitter.com/_markel___
|
||||
[2]: https://twitter.com/h0t_max
|
||||
[3]: https://twitter.com/_Dmit
|
||||
[4]: https://github.com/chip-red-pill/glm-ucode
|
||||
16
glm_ucode_disasm/cregs.txt
Normal file
16
glm_ucode_disasm/cregs.txt
Normal file
@ -0,0 +1,16 @@
|
||||
067: CORE_CR_CUR_RIP
|
||||
068: CORE_CR_CUR_UIP
|
||||
285: CTAP_CR_DFX_CTL_STS
|
||||
288: UCODE_CR_X2APIC_TPR
|
||||
28b: UCODE_CR_X2APIC_EOI
|
||||
29f: UCODE_CR_PPPE_EVENT_STATUS
|
||||
2c4: ML3_CR_PIC_GLOBAL_EVENT_INHIBIT
|
||||
2df: ROB1_CR_ICECTLPMR
|
||||
528: PMH_CR_CR3
|
||||
572: PMH_CR_SMRR_BASE
|
||||
573: PMH_CR_SMRR_MASK
|
||||
574: PMH_CR_EMRR_BASE
|
||||
575: PMH_CR_EMRR_MASK
|
||||
7c5: CORE_CR_CR4
|
||||
7f6: CORE_CR_CR0
|
||||
7fe: CORE_CR_EFLAGS
|
||||
1
glm_ucode_disasm/fscp.txt
Normal file
1
glm_ucode_disasm/fscp.txt
Normal file
@ -0,0 +1 @@
|
||||
003a: FSCP_CR_IA32_FEATURE_CTL
|
||||
1181
glm_ucode_disasm/glm_ucode_disasm.py
Normal file
1181
glm_ucode_disasm/glm_ucode_disasm.py
Normal file
File diff suppressed because it is too large
Load Diff
1024
glm_ucode_disasm/hard_imm.txt
Normal file
1024
glm_ucode_disasm/hard_imm.txt
Normal file
File diff suppressed because it is too large
Load Diff
8
glm_ucode_disasm/idq_test_imms.txt
Normal file
8
glm_ucode_disasm/idq_test_imms.txt
Normal file
@ -0,0 +1,8 @@
|
||||
0000000000000002 0000000000003ffc 0000000000000068 0000000000000001
|
||||
000000000000001f 000000000000000e 0000000000000030 0000000000000000
|
||||
0000000000000000 0000000000000000 0000000000000004 0000000000000000
|
||||
0000000000020000 0000000000008000 0000000000000000 00000000000022df
|
||||
0000000000000021 0000000000000000 000000000000000d 0000000002000000
|
||||
0000000000000000 0000000000040000 0000000020000000 0000000000000000
|
||||
000000000000001f 0000000000800000 0000000000000000 000000000000003a
|
||||
0000000000080001 0000000000400000 ffffffffffff20a5 0000000000000001
|
||||
8
glm_ucode_disasm/idq_test_uops.txt
Normal file
8
glm_ucode_disasm/idq_test_uops.txt
Normal file
@ -0,0 +1,8 @@
|
||||
06beccefe0d40f0e 0000008000200002 001880800007c002 0002008000240002
|
||||
0005488200040002 0018c08000044002 0019488220044002 03774c4840100b02
|
||||
00300c0800100b02 00300c0800100b02 000c888200040002 00004cc600244002
|
||||
001104dc00240002 004c088200040002 00004cc600244002 001880800004c202
|
||||
00194882e0040002 00004cc260240002 0005088200040002 000c888200040102
|
||||
00004cc600244002 000104dc00240002 004c488200040102 00004cc600244002
|
||||
00194882e0040002 0001c88200240102 00004cc600244002 0018c08000040002
|
||||
0001c88200240002 004c488200040102 001880800007c002 001880800007c002
|
||||
80
glm_ucode_disasm/lables.txt
Normal file
80
glm_ucode_disasm/lables.txt
Normal file
@ -0,0 +1,80 @@
|
||||
0011: sha256_ret
|
||||
02d8: sidt_xlat
|
||||
0320: vmresume_xlat
|
||||
0328: vmlaunch_xlat
|
||||
0330: vmwrite_r64_mem_xlat
|
||||
0428: rdrand_xlat
|
||||
0430: rdseed_xlat
|
||||
04ae: set_carry_uend
|
||||
0660: udbgwr_xlat
|
||||
06be: jump_tmp3
|
||||
06c6: uret1
|
||||
0720: sldt_m16_xlat
|
||||
0738: sysexit_xlat
|
||||
0788: rdtscp_xlat
|
||||
0794: clear_aflags_uend0
|
||||
0818: hlt_xlat
|
||||
0890: mov_cr0_r64_xlat
|
||||
08c0: rsm_xlat
|
||||
08c8: vmxoff_xlat
|
||||
08d0: encls_xlat
|
||||
0a68: sldt_r16_xlat
|
||||
0ae0: rdmsr_xlat
|
||||
0ae8: vmxon_xlat
|
||||
0af0: vmptrld_xlat
|
||||
0af8: vmclear_xlat
|
||||
0b08: vmcall_xlat
|
||||
0b10: enclu_xlat
|
||||
0b58: udbgrd_xlat
|
||||
0b90: lidt_xlat
|
||||
0ba0: str_m16_xlat
|
||||
0bc9: write_port_4c
|
||||
0bd0: wmptrst_xlat
|
||||
0be0: cpuid_xlat
|
||||
0c10: sgdt_xlat
|
||||
0c70: mov_r64_cr8_xlat
|
||||
0c80: wrmsr_xlat
|
||||
0ca8: rdtsc_xlat
|
||||
0cc0: rdpmc_xlat
|
||||
0cd8: vmwrite_r64_r64_xlat
|
||||
17ec: uend
|
||||
1861: rdrand_impl
|
||||
1cbe: uret1
|
||||
1d8d: check_rdrand_vmexits
|
||||
1ea6: patch_runs_load_loop
|
||||
1f90: do_smm_vmexit
|
||||
1f91: do_smm_vmexit_ovr_enter_rip
|
||||
2711: generate_#GP
|
||||
2769: generate_#UD
|
||||
2771: generate_#NM
|
||||
27b4: patch_load_error
|
||||
27c1: uarch_bufs_ldat_init
|
||||
27f1: patch_apply_error
|
||||
2d72: check_rsa_padding_signature
|
||||
2b15: lbsync_full
|
||||
304e: uret0
|
||||
3210: uend0
|
||||
327c: apply_ucode_patch
|
||||
35a5: exit_probe_mode
|
||||
3a41: enter_probe_mode
|
||||
3dfa: check_cpl_uend3
|
||||
44f9: probe_mode_force_sgx_eenter_eresume
|
||||
4000: reset_flow
|
||||
4644: check_rsa_pub_key_hash
|
||||
465c: gen_rc4_key
|
||||
4e81: do_vmexit
|
||||
4e82: do_vmexit_ovr_enter_rip
|
||||
50c4: calc_sha256_start
|
||||
50da: calc_sha256_update
|
||||
556a: calc_fast_sha256_start
|
||||
5795: rsa_signing_error
|
||||
5c01: probe_mode_force_smm_xlat
|
||||
5e68: fit_process_error
|
||||
5ed5: rc4_decrypt
|
||||
608a: fit_load_end
|
||||
64ea: ucode_fit_xlat_found
|
||||
6e16: fit_load_start
|
||||
6e42: process_next_fit_xlat
|
||||
6e4c: non_ucode_fit_xlat_found
|
||||
735c: rsa_decrypt
|
||||
75c6: enclu_impl
|
||||
641
glm_ucode_disasm/opcodes.txt
Normal file
641
glm_ucode_disasm/opcodes.txt
Normal file
@ -0,0 +1,641 @@
|
||||
000: ADD_DSZ32
|
||||
001: OR_DSZ32
|
||||
004: AND_DSZ32
|
||||
005: SUB_DSZ32
|
||||
006: XOR_DSZ32
|
||||
007: NOTAND_DSZ32
|
||||
008: ZEROEXT_DSZ32
|
||||
009: MOVE_DSZ32
|
||||
00a: TESTUSTATE
|
||||
00b: UPDATEUSTATE
|
||||
00c: SAVEUIP
|
||||
00d: SAVEUIP_REGOVR
|
||||
00e: WRMSLOOPCTRFBR
|
||||
014: BT_DSZ32
|
||||
015: BTS_DSZ32
|
||||
016: BTR_DSZ32
|
||||
017: BTC_DSZ32
|
||||
01e: MJMPTARGET_INDIRECT_ASZ32
|
||||
021: CONCAT_DSZ32
|
||||
024: SHL_DSZ32
|
||||
025: SHR_DSZ32
|
||||
02c: ROL_DSZ32
|
||||
02d: ROR_DSZ32
|
||||
02e: SAR_DSZ32
|
||||
030: SELECTCC_DSZ32_CONDO
|
||||
031: SELECTCC_DSZ32_CONDNO
|
||||
032: SELECTCC_DSZ32_CONDB
|
||||
033: SELECTCC_DSZ32_CONDNB
|
||||
034: CMOVCC_DSZ32_CONDO
|
||||
035: CMOVCC_DSZ32_CONDNO
|
||||
036: CMOVCC_DSZ32_CONDB
|
||||
037: CMOVCC_DSZ32_CONDNB
|
||||
03d: MOVEINSERTFLGS_DSZ32
|
||||
040: ADD_DSZ64
|
||||
041: OR_DSZ64
|
||||
042: MOVETOCREG_DSZ64
|
||||
043: WRITEURAM
|
||||
044: AND_DSZ64
|
||||
045: SUB_DSZ64
|
||||
046: XOR_DSZ64
|
||||
047: NOTAND_DSZ64
|
||||
048: ZEROEXT_DSZ64
|
||||
049: MOVE_DSZ64
|
||||
04a: TESTUSTATE
|
||||
04c: SAVEUIP
|
||||
050: UJMPCC_DIRECT_NOTTAKEN_CONDO
|
||||
051: UJMPCC_DIRECT_NOTTAKEN_CONDNO
|
||||
052: UJMPCC_DIRECT_NOTTAKEN_CONDB
|
||||
053: UJMPCC_DIRECT_NOTTAKEN_CONDNB
|
||||
054: BT_DSZ64
|
||||
055: BTS_DSZ64
|
||||
056: BTR_DSZ64
|
||||
057: BTC_DSZ64
|
||||
058: MJMPCC_DSZNOP_CONDO
|
||||
059: MJMPCC_DSZNOP_CONDNO
|
||||
05a: MJMPCC_DSZNOP_CONDB
|
||||
05b: MJMPCC_DSZNOP_CONDNB
|
||||
05c: MJMPTARGET_INDIRECT_ASZ64
|
||||
05e: MJMPTARGET_INDIRECT_ASZ64
|
||||
062: MOVEFROMCREG_DSZ64
|
||||
063: READURAM
|
||||
064: SHL_DSZ64
|
||||
065: SHR_DSZ64
|
||||
06c: ROL_DSZ64
|
||||
06d: ROR_DSZ64
|
||||
06e: SAR_DSZ64
|
||||
070: SELECTCC_DSZ64_CONDO
|
||||
071: SELECTCC_DSZ64_CONDNO
|
||||
072: SELECTCC_DSZ64_CONDB
|
||||
073: SELECTCC_DSZ64_CONDNB
|
||||
074: CMOVCC_DSZ64_CONDO
|
||||
075: CMOVCC_DSZ64_CONDNO
|
||||
076: CMOVCC_DSZ64_CONDB
|
||||
077: CMOVCC_DSZ64_CONDNB
|
||||
07d: MOVEINSERTFLGS_DSZ64
|
||||
080: ADD_DSZ16
|
||||
081: OR_DSZ16
|
||||
084: AND_DSZ16
|
||||
085: SUB_DSZ16
|
||||
086: XOR_DSZ16
|
||||
087: NOTAND_DSZ16
|
||||
088: ZEROEXT_DSZ16
|
||||
08c: SAVEUIP
|
||||
094: BT_DSZ16
|
||||
095: BTS_DSZ16
|
||||
096: BTR_DSZ16
|
||||
097: BTC_DSZ16
|
||||
0a1: CONCAT_DSZ16
|
||||
0a4: SHL_DSZ16
|
||||
0a5: SHR_DSZ16
|
||||
0a8: MOVSX_DSZ16
|
||||
0a9: MOVZX_DSZ16
|
||||
0ac: ROL_DSZ16
|
||||
0ad: ROR_DSZ16
|
||||
0ae: SAR_DSZ16
|
||||
0b4: CMOVCC_DSZ16_CONDO
|
||||
0b5: CMOVCC_DSZ16_CONDNO
|
||||
0b6: CMOVCC_DSZ16_CONDB
|
||||
0b7: CMOVCC_DSZ16_CONDNB
|
||||
0c0: ADD_DSZ8
|
||||
0c1: OR_DSZ8
|
||||
0c4: AND_DSZ8
|
||||
0c5: SUB_DSZ8
|
||||
0c6: XOR_DSZ8
|
||||
0c7: NOTAND_DSZ8
|
||||
0c8: ZEROEXT_DSZ8
|
||||
0cc: SAVEUIP
|
||||
0e0: NEG_DSZ8
|
||||
0e1: CONCAT_DSZ8
|
||||
0e4: SHL_DSZ8
|
||||
0e5: SHR_DSZ8
|
||||
0e8: MOVSX_DSZ8
|
||||
0e9: MOVZX_DSZ8
|
||||
0ec: ROL_DSZ8
|
||||
0ed: ROR_DSZ8
|
||||
0ee: SAR_DSZ8
|
||||
0f4: CMOVCC_DSZ8_CONDO
|
||||
0f5: CMOVCC_DSZ8_CONDNO
|
||||
0f6: CMOVCC_DSZ8_CONDB
|
||||
0f7: CMOVCC_DSZ8_CONDNB
|
||||
0f8: SETCC_CONDO
|
||||
0f9: SETCC_CONDNO
|
||||
0fa: SETCC_CONDB
|
||||
0fb: SETCC_CONDNB
|
||||
108: READUIP_REGOVR
|
||||
120: SUBR_DSZ32
|
||||
122: RCXBTCNTMSK_DSZ32
|
||||
130: SELECTCC_DSZ32_CONDZ
|
||||
131: SELECTCC_DSZ32_CONDNZ
|
||||
132: SELECTCC_DSZ32_CONDBE
|
||||
133: SELECTCC_DSZ32_CONDNBE
|
||||
134: CMOVCC_DSZ32_CONDZ
|
||||
135: CMOVCC_DSZ32_CONDNZ
|
||||
136: CMOVCC_DSZ32_CONDBE
|
||||
137: CMOVCC_DSZ32_CONDNBE
|
||||
13e: MOVEMERGEFLGS_DSZ32
|
||||
142: UFLOWCTRL
|
||||
143: AETTRACE
|
||||
148: URET
|
||||
150: UJMPCC_DIRECT_NOTTAKEN_CONDZ
|
||||
151: UJMPCC_DIRECT_NOTTAKEN_CONDNZ
|
||||
152: UJMPCC_DIRECT_NOTTAKEN_CONDBE
|
||||
153: UJMPCC_DIRECT_NOTTAKEN_CONDNBE
|
||||
158: MJMPCC_DSZNOP_CONDZ
|
||||
159: MJMPCC_DSZNOP_CONDNZ
|
||||
15a: MJMPCC_DSZNOP_CONDBE
|
||||
15b: MJMPCC_DSZNOP_CONDNBE
|
||||
15d: UJMP
|
||||
15f: UJMPCC_DIRECT_TAKEN_CONDZ
|
||||
160: SUBR_DSZ64
|
||||
162: RCXBTCNTMSK_DSZ64
|
||||
170: SELECTCC_DSZ64_CONDZ
|
||||
171: SELECTCC_DSZ64_CONDNZ
|
||||
172: SELECTCC_DSZ64_CONDBE
|
||||
173: SELECTCC_DSZ64_CONDNBE
|
||||
174: CMOVCC_DSZ64_CONDZ
|
||||
175: CMOVCC_DSZ64_CONDNZ
|
||||
176: CMOVCC_DSZ64_CONDBE
|
||||
177: CMOVCC_DSZ64_CONDNBE
|
||||
17e: MOVEMERGEFLGS_DSZ64
|
||||
189: ADDSUB_DSZ16_CONDD
|
||||
1a0: SUBR_DSZ16
|
||||
1a2: RCXBTCNTMSK_DSZ16
|
||||
1b4: CMOVCC_DSZ16_CONDZ
|
||||
1b5: CMOVCC_DSZ16_CONDNZ
|
||||
1b6: CMOVCC_DSZ16_CONDBE
|
||||
1b7: CMOVCC_DSZ16_CONDNBE
|
||||
1bf: SAHF
|
||||
1e0: SUBR_DSZ8
|
||||
1e2: RCXBTCNTMSK_DSZ8
|
||||
1f4: CMOVCC_DSZ8_CONDZ
|
||||
1f5: CMOVCC_DSZ8_CONDNZ
|
||||
1f6: CMOVCC_DSZ8_CONDBE
|
||||
1f7: CMOVCC_DSZ8_CONDNBE
|
||||
1f8: SETCC_CONDZ
|
||||
1f9: SETCC_CONDNZ
|
||||
1fa: SETCC_CONDBE
|
||||
1fb: SETCC_CONDNBE
|
||||
202: PSELECT_CPL0
|
||||
214: FETCHFROMEIP0_ASZ32
|
||||
215: FETCHFROMEIP1_ASZ32
|
||||
21e: SIGEVENT
|
||||
225: IMUL32L_DSZ32
|
||||
228: MSR2CR
|
||||
22c: MUL_DSZ32
|
||||
22d: IMUL_DSZ32
|
||||
230: SELECTCC_DSZ32_CONDS
|
||||
231: SELECTCC_DSZ32_CONDNS
|
||||
232: SELECTCC_DSZ32_CONDP
|
||||
233: SELECTCC_DSZ32_CONDNP
|
||||
234: CMOVCC_DSZ32_CONDS
|
||||
235: CMOVCC_DSZ32_CONDNS
|
||||
236: CMOVCC_DSZ32_CONDP
|
||||
237: CMOVCC_DSZ32_CONDNP
|
||||
250: UJMPCC_DIRECT_NOTTAKEN_CONDS
|
||||
251: UJMPCC_DIRECT_NOTTAKEN_CONDNS
|
||||
252: UJMPCC_DIRECT_NOTTAKEN_CONDP
|
||||
253: UJMPCC_DIRECT_NOTTAKEN_CONDNP
|
||||
254: FETCHFROMEIP0_ASZ64
|
||||
255: FETCHFROMEIP1_ASZ64
|
||||
258: MJMPCC_DSZNOP_CONDS
|
||||
259: MJMPCC_DSZNOP_CONDNS
|
||||
25a: MJMPCC_DSZNOP_CONDP
|
||||
25b: MJMPCC_DSZNOP_CONDNP
|
||||
25d: TEST_DSZ64
|
||||
264: IMUL64L_DSZ64
|
||||
269: RDVMCSPLA
|
||||
270: SELECTCC_DSZ64_CONDS
|
||||
271: SELECTCC_DSZ64_CONDNS
|
||||
272: SELECTCC_DSZ64_CONDP
|
||||
273: SELECTCC_DSZ64_CONDNP
|
||||
274: CMOVCC_DSZ64_CONDS
|
||||
275: CMOVCC_DSZ64_CONDNS
|
||||
276: CMOVCC_DSZ64_CONDP
|
||||
277: CMOVCC_DSZ64_CONDNP
|
||||
2b4: CMOVCC_DSZ16_CONDS
|
||||
2b5: CMOVCC_DSZ16_CONDNS
|
||||
2b6: CMOVCC_DSZ16_CONDP
|
||||
2b7: CMOVCC_DSZ16_CONDNP
|
||||
2f4: CMOVCC_DSZ8_CONDS
|
||||
2f5: CMOVCC_DSZ8_CONDNS
|
||||
2f6: CMOVCC_DSZ8_CONDP
|
||||
2f7: CMOVCC_DSZ8_CONDNP
|
||||
2f8: SETCC_CONDS
|
||||
2f9: SETCC_CONDNS
|
||||
2fa: SETCC_CONDP
|
||||
2fb: SETCC_CONDNP
|
||||
32e: RCL_DSZ32
|
||||
330: SELECTCC_DSZ32_CONDL
|
||||
331: SELECTCC_DSZ32_CONDNL
|
||||
332: SELECTCC_DSZ32_CONDLE
|
||||
333: SELECTCC_DSZ32_CONDNLE
|
||||
334: CMOVCC_DSZ32_CONDL
|
||||
335: CMOVCC_DSZ32_CONDNL
|
||||
336: CMOVCC_DSZ32_CONDLE
|
||||
337: CMOVCC_DSZ32_CONDNLE
|
||||
338: CLC
|
||||
339: CMC
|
||||
33a: STC
|
||||
33c: BSWAP_DSZ32
|
||||
33e: ADC
|
||||
33f: SBB
|
||||
350: UJMPCC_DIRECT_NOTTAKEN_CONDL
|
||||
351: UJMPCC_DIRECT_NOTTAKEN_CONDNL
|
||||
352: UJMPCC_DIRECT_NOTTAKEN_CONDLE
|
||||
353: UJMPCC_DIRECT_NOTTAKEN_CONDNLE
|
||||
358: MJMPCC_DSZNOP_CONDL
|
||||
359: MJMPCC_DSZNOP_CONDNL
|
||||
35a: MJMPCC_DSZNOP_CONDLE
|
||||
35b: MJMPCC_DSZNOP_CONDNLE
|
||||
370: SELECTCC_DSZ64_CONDL
|
||||
371: SELECTCC_DSZ64_CONDNL
|
||||
372: SELECTCC_DSZ64_CONDLE
|
||||
373: SELECTCC_DSZ64_CONDNLE
|
||||
374: CMOVCC_DSZ64_CONDL
|
||||
375: CMOVCC_DSZ64_CONDNL
|
||||
376: CMOVCC_DSZ64_CONDLE
|
||||
377: CMOVCC_DSZ64_CONDNLE
|
||||
37d: GENARITHFLAGS
|
||||
380: READAFLAGS
|
||||
3ae: RCL_DSZ16
|
||||
3b4: CMOVCC_DSZ16_CONDL
|
||||
3b5: CMOVCC_DSZ16_CONDNL
|
||||
3b6: CMOVCC_DSZ16_CONDLE
|
||||
3b7: CMOVCC_DSZ16_CONDNLE
|
||||
3c0: LAHF
|
||||
3c8: INC_DSZ8
|
||||
3ca: DEC_DSZ8
|
||||
3ee: RCL_DSZ8
|
||||
3f4: CMOVCC_DSZ8_CONDL
|
||||
3f5: CMOVCC_DSZ8_CONDNL
|
||||
3f6: CMOVCC_DSZ8_CONDLE
|
||||
3f7: CMOVCC_DSZ8_CONDNLE
|
||||
3f8: SETCC_CONDL
|
||||
3f9: SETCC_CONDNL
|
||||
3fa: SETCC_CONDLE
|
||||
3fb: SETCC_CONDNLE
|
||||
3fe: ADC
|
||||
3ff: SBB
|
||||
440: PSUBSB
|
||||
441: PSUBSW
|
||||
442: PMINSW
|
||||
443: POR
|
||||
444: PADDSB
|
||||
445: PADDSW
|
||||
446: PMAXSW
|
||||
447: PXOR
|
||||
448: PSUBB
|
||||
449: PSUBW
|
||||
44a: PSUBD
|
||||
44c: PADDB
|
||||
44d: PADDW
|
||||
44e: PADDD
|
||||
450: PCMPGTB
|
||||
451: PCMPGTW
|
||||
452: PCMPGTD
|
||||
457: PALIGNR
|
||||
458: PCMPEQW
|
||||
459: PCMPEQB
|
||||
45a: PCMPEQD
|
||||
45b: PADDQ
|
||||
45f: PSUBQ
|
||||
460: PSUBUSB
|
||||
461: PSUBUSW
|
||||
462: PMINUB
|
||||
463: PAND
|
||||
464: PADDUSB
|
||||
465: PADDUSW
|
||||
466: PMAXUB
|
||||
467: PANDN
|
||||
468: PAVGB
|
||||
46b: PAVGW
|
||||
470: MOVLPD
|
||||
471: MOVHPD
|
||||
472: MOVDQU
|
||||
4b4: FMOV
|
||||
4c3: ORPD
|
||||
4c7: XORPD
|
||||
4e3: ANDPD
|
||||
4e7: ANDNPD
|
||||
4ef: MOVHLPS
|
||||
508: PUNPCKLDQ
|
||||
50a: PSRLQ
|
||||
50e: PSLLQ
|
||||
514: CVTPD2PI
|
||||
518: PUNPCKHDQ
|
||||
51a: PSRLQ
|
||||
51d: PACKSSDW
|
||||
51e: PSLLQ
|
||||
528: UNPCKHPD
|
||||
529: UNPCKLPD
|
||||
556: PMADDWD
|
||||
557: PSADBW
|
||||
571: CVTPD2PS
|
||||
588: PUNPCKLWD
|
||||
58a: PSRLD
|
||||
58c: PSRAD
|
||||
58e: PSLLD
|
||||
594: CVTTPD2PI
|
||||
598: PUNPCKHWD
|
||||
59a: PSRLD
|
||||
59b: PSHUFD
|
||||
59c: PSRAD
|
||||
59d: PACKSSWB
|
||||
59e: PSLLD
|
||||
59f: PACKUSWB
|
||||
5c8: PUNPCKLBW
|
||||
5ca: PSRLW
|
||||
5cc: PSRAW
|
||||
5ce: PSLLW
|
||||
5d8: PUNPCKHBW
|
||||
5da: PSRLW
|
||||
5dc: PSRAW
|
||||
5de: PSLLW
|
||||
5f3: CVTDQ2PS
|
||||
5f5: CVTPI2PD
|
||||
5f9: MOVUPD
|
||||
5fa: SHUFPD
|
||||
608: FADDP
|
||||
646: FDIV
|
||||
650: PMULUDQ
|
||||
652: PMULHUW
|
||||
654: PMULLW
|
||||
655: PMULHW
|
||||
685: FILD
|
||||
68a: FCOM2
|
||||
6f1: MULPD
|
||||
6f5: SQRTPD
|
||||
6f6: DIVPD
|
||||
6f8: ADDPD
|
||||
6fc: SUBPD
|
||||
6fd: MINPD
|
||||
6fe: CMPPD
|
||||
6ff: MAXPD
|
||||
705: PINTMOVDI2MM_DSZ32
|
||||
716: FPREADROM_DTYPENOP
|
||||
720: FCOMIP
|
||||
722: COMISD
|
||||
723: UCOMISD
|
||||
72c: PINTMOVDTMM2I_DSZ32
|
||||
72d: PINTMOVDMM2I_DSZ32
|
||||
745: PINTMOVDI2MM_DSZ64
|
||||
769: PMOVMSKB
|
||||
76c: PINTMOVDTMM2I_DSZ64
|
||||
76d: PINTMOVDMM2I_DSZ64
|
||||
785: PINSRW
|
||||
7ad: PEXTRW
|
||||
7b8: RSQRTPS
|
||||
7ed: FCMOVNE
|
||||
7f8: MOVMSKPD
|
||||
81f: LA2LIN_DSZ32
|
||||
822: MOVETOCREG_AND_DSZ64
|
||||
86a: BTUJB_DIRECT_NOTTAKEN
|
||||
86b: BTUJNB_DIRECT_NOTTAKEN
|
||||
89f: LA2LIN_DSZ64
|
||||
8a2: MOVETOCREG_SHL_DSZ64
|
||||
902: MOVETOCREG_OR_DSZ64
|
||||
928: CMPUJZ_DIRECT_NOTTAKEN
|
||||
929: CMPUJNZ_DIRECT_NOTTAKEN
|
||||
962: MOVETOCREG_BTS_DSZ64
|
||||
9a2: MOVETOCREG_SHR_DSZ64
|
||||
996: SHLD
|
||||
997: SHRD
|
||||
a62: MOVETOCREG_BTR_DSZ64
|
||||
c00: LDZX_DSZ32_ASZ32_SC1
|
||||
c03: LEA_DSZ32_ASZ32_SC1
|
||||
c08: STAD_DSZ32_ASZ32_SC1
|
||||
c09: STADTICKLE_DSZ32_ASZ32_SC1
|
||||
c0a: LDTICKLE_DSZ32_ASZ32_SC1
|
||||
c0e: MOVNTPD
|
||||
c10: LDZX_DSZ32_ASZ32_SC1
|
||||
c13: LEA_DSZ32_ASZ32_SC1
|
||||
c18: STAD_DSZ32_ASZ32_SC1
|
||||
c19: STADTICKLE_DSZ32_ASZ32_SC1
|
||||
c1a: LDTICKLE_DSZ32_ASZ32_SC1
|
||||
c2e: MOVHPD
|
||||
c30: LDZX_DSZ32_ASZ32_SC1
|
||||
c33: LEA_DSZ32_ASZ32_SC1
|
||||
c38: STAD_DSZ32_ASZ32_SC1
|
||||
c39: STADTICKLE_DSZ32_ASZ32_SC1
|
||||
c3a: LDTICKLE_DSZ32_ASZ32_SC1
|
||||
c40: LDZX_DSZ64_ASZ32_SC1
|
||||
c43: LEA_DSZ64_ASZ32_SC1
|
||||
c48: STAD_DSZ64_ASZ32_SC1
|
||||
c49: STADTICKLE_DSZ64_ASZ32_SC1
|
||||
c4a: LDTICKLE_DSZ64_ASZ32_SC1
|
||||
c4b: RDSEGFLD
|
||||
c50: LDZX_DSZ64_ASZ32_SC1
|
||||
c53: LEA_DSZ64_ASZ32_SC1
|
||||
c58: STAD_DSZ64_ASZ32_SC1
|
||||
c59: STADTICKLE_DSZ64_ASZ32_SC1
|
||||
c5a: LDTICKLE_DSZ64_ASZ32_SC1
|
||||
c5e: MOVLPD
|
||||
c6b: WRSEGFLD
|
||||
c70: LDZX_DSZ64_ASZ32_SC1
|
||||
c73: LEA_DSZ64_ASZ32_SC1
|
||||
c78: STAD_DSZ64_ASZ32_SC1
|
||||
c79: STADTICKLE_DSZ64_ASZ32_SC1
|
||||
c7a: LDTICKLE_DSZ64_ASZ32_SC1
|
||||
c7b: WRSEGFLD
|
||||
c80: LDZX_DSZ16_ASZ32_SC1
|
||||
c83: LEA_DSZ16_ASZ32_SC1
|
||||
c88: STAD_DSZ16_ASZ32_SC1
|
||||
c89: STADTICKLE_DSZ16_ASZ32_SC1
|
||||
c8a: LDTICKLE_DSZ16_ASZ32_SC1
|
||||
c90: LDZX_DSZ16_ASZ32_SC1
|
||||
c93: LEA_DSZ16_ASZ32_SC1
|
||||
c98: STAD_DSZ16_ASZ32_SC1
|
||||
c99: STADTICKLE_DSZ16_ASZ32_SC1
|
||||
c9a: LDTICKLE_DSZ16_ASZ32_SC1
|
||||
cb0: LDZX_DSZ16_ASZ32_SC1
|
||||
cb3: LEA_DSZ16_ASZ32_SC1
|
||||
cb8: STAD_DSZ16_ASZ32_SC1
|
||||
cb9: STADTICKLE_DSZ16_ASZ32_SC1
|
||||
cba: LDTICKLE_DSZ16_ASZ32_SC1
|
||||
cbe: MOVNTDQ
|
||||
cc0: LDZX_DSZ8_ASZ32_SC1
|
||||
ccf: LEA_DSZ8_ASZ32_SC1
|
||||
cc8: STAD_DSZ8_ASZ32_SC1
|
||||
cc9: STADTICKLE_DSZ8_ASZ32_SC1
|
||||
cca: LDTICKLE_DSZ8_ASZ32_SC1
|
||||
cd0: LDZX_DSZ8_ASZ32_SC1
|
||||
cd3: LEA_DSZ8_ASZ32_SC1
|
||||
cd8: STAD_DSZ8_ASZ32_SC1
|
||||
cd9: STADTICKLE_DSZ8_ASZ32_SC1
|
||||
cda: LDTICKLE_DSZ8_ASZ32_SC1
|
||||
cf0: LDZX_DSZ8_ASZ32_SC1
|
||||
cf3: LEA_DSZ8_ASZ32_SC1
|
||||
cf5: LDHINT_BUFFER_ASZ32_SC1
|
||||
cf8: STAD_DSZ8_ASZ32_SC1
|
||||
cf9: STADTICKLE_DSZ8_ASZ32_SC1
|
||||
cfa: LDTICKLE_DSZ8_ASZ32_SC1
|
||||
cfe: MASKMOVDQU
|
||||
d00: LDZX_DSZ32_ASZ32_SC4
|
||||
d03: LEA_DSZ32_ASZ32_SC4
|
||||
d08: STAD_DSZ32_ASZ32_SC4
|
||||
d09: STADTICKLE_DSZ32_ASZ32_SC4
|
||||
d0a: LDTICKLE_DSZ32_ASZ32_SC4
|
||||
d0b: PORTIN_DSZ32_ASZ16_SC1
|
||||
d0f: PORTOUT_DSZ32_ASZ16_SC1
|
||||
d10: LDZX_DSZ32_ASZ32_SC4
|
||||
d13: LEA_DSZ32_ASZ32_SC4
|
||||
d18: STAD_DSZ32_ASZ32_SC4
|
||||
d19: STADTICKLE_DSZ32_ASZ32_SC4
|
||||
d1a: LDTICKLE_DSZ32_ASZ32_SC4
|
||||
d30: LDZX_DSZ32_ASZ32_SC1
|
||||
d33: LEA_DSZ32_ASZ32_SC1
|
||||
d38: STAD_DSZ32_ASZ32_SC1
|
||||
d39: STADTICKLE_DSZ32_ASZ32_SC1
|
||||
d3a: LDTICKLE_DSZ32_ASZ32_SC1
|
||||
d40: LDZX_DSZ64_ASZ32_SC4
|
||||
d43: LEA_DSZ64_ASZ32_SC4
|
||||
d48: STAD_DSZ64_ASZ32_SC4
|
||||
d49: STADTICKLE_DSZ64_ASZ32_SC4
|
||||
d4a: LDTICKLE_DSZ64_ASZ32_SC4
|
||||
d4b: PORTIN_DSZ64_ASZ16_SC1
|
||||
d4f: PORTOUT_DSZ64_ASZ16_SC1
|
||||
d50: LDZX_DSZ64_ASZ32_SC4
|
||||
d53: LEA_DSZ64_ASZ32_SC4
|
||||
d58: STAD_DSZ64_ASZ32_SC4
|
||||
d59: STADTICKLE_DSZ64_ASZ32_SC4
|
||||
d5a: LDTICKLE_DSZ64_ASZ32_SC4
|
||||
d70: LDZX_DSZ64_ASZ32_SC1
|
||||
d73: LEA_DSZ64_ASZ32_SC1
|
||||
d78: STAD_DSZ64_ASZ32_SC1
|
||||
d79: STADTICKLE_DSZ64_ASZ32_SC1
|
||||
d7a: LDTICKLE_DSZ64_ASZ32_SC1
|
||||
d80: LDZX_DSZ16_ASZ32_SC4
|
||||
d83: LEA_DSZ16_ASZ32_SC4
|
||||
d88: STAD_DSZ16_ASZ32_SC4
|
||||
d89: STADTICKLE_DSZ16_ASZ32_SC4
|
||||
d8a: LDTICKLE_DSZ16_ASZ32_SC4
|
||||
d8b: PORTIN_DSZ16_ASZ16_SC1
|
||||
d8f: PORTOUT_DSZ16_ASZ16_SC1
|
||||
d90: LDZX_DSZ16_ASZ32_SC4
|
||||
d93: LEA_DSZ16_ASZ32_SC4
|
||||
d98: STAD_DSZ16_ASZ32_SC4
|
||||
d99: STADTICKLE_DSZ16_ASZ32_SC4
|
||||
d9a: LDTICKLE_DSZ16_ASZ32_SC4
|
||||
db0: LDZX_DSZ16_ASZ32_SC1
|
||||
db3: LEA_DSZ16_ASZ32_SC1
|
||||
db8: STAD_DSZ16_ASZ32_SC1
|
||||
db9: STADTICKLE_DSZ16_ASZ32_SC1
|
||||
dba: LDTICKLE_DSZ16_ASZ32_SC1
|
||||
dc0: LDZX_DSZ8_ASZ32_SC4
|
||||
dc3: LEA_DSZ8_ASZ32_SC4
|
||||
dc8: STAD_DSZ8_ASZ32_SC4
|
||||
dc9: STADTICKLE_DSZ8_ASZ32_SC4
|
||||
dca: LDTICKLE_DSZ8_ASZ32_SC4
|
||||
dcb: PORTIN_DSZ8_ASZ16_SC1
|
||||
dcf: PORTOUT_DSZ8_ASZ16_SC1
|
||||
dd0: LDZX_DSZ8_ASZ32_SC4
|
||||
dd3: LEA_DSZ8_ASZ32_SC4
|
||||
dd8: STAD_DSZ8_ASZ32_SC4
|
||||
dd9: STADTICKLE_DSZ8_ASZ32_SC4
|
||||
dda: LDTICKLE_DSZ8_ASZ32_SC4
|
||||
df0: LDZX_DSZ8_ASZ32_SC1
|
||||
df3: LEA_DSZ8_ASZ32_SC1
|
||||
df8: STAD_DSZ8_ASZ32_SC1
|
||||
df9: STADTICKLE_DSZ8_ASZ32_SC1
|
||||
dfa: LDTICKLE_DSZ8_ASZ32_SC1
|
||||
e00: LDPPHYS_DSZ32_ASZ16_SC1
|
||||
e08: STADPPHYS_DSZ32_ASZ16_SC1
|
||||
e0a: LDPPHYS_DSZ32_ASZ16_SC1
|
||||
e0d: STADPPHYSTICKLE_DSZ32_ASZ16_SC1
|
||||
e20: LDPPHYS_DSZ32_ASZ64_SC1
|
||||
e25: LDPPHYSTICKLE_DSZ32_ASZ64_SC1
|
||||
e28: STADPPHYS_DSZ32_ASZ64_SC1
|
||||
e2a: LDPPHYS_DSZ32_ASZ64_SC1
|
||||
e2d: STADPPHYSTICKLE_DSZ32_ASZ64_SC1
|
||||
e2e: SIMDSTADPPHYS_DSZ32_ASZ64_SC1
|
||||
e30: LDPPHYS_DSZ32_ASZ64_SC8
|
||||
e38: STADPPHYS_DSZ32_ASZ64_SC8
|
||||
e3a: LDPPHYS_DSZ32_ASZ64_SC8
|
||||
e40: LDPPHYS_DSZ64_ASZ16_SC1
|
||||
e48: STADPPHYS_DSZ64_ASZ16_SC1
|
||||
e4a: LDPPHYS_DSZ64_ASZ16_SC1
|
||||
e4d: STADPPHYSTICKLE_DSZ64_ASZ16_SC1
|
||||
e60: LDPPHYS_DSZ64_ASZ64_SC1
|
||||
e65: LDPPHYSTICKLE_DSZ64_ASZ64_SC1
|
||||
e68: STADPPHYS_DSZ64_ASZ64_SC1
|
||||
e6a: LDPPHYS_DSZ64_ASZ64_SC1
|
||||
e6d: STADPPHYSTICKLE_DSZ64_ASZ64_SC1
|
||||
e6e: SIMDSTADPPHYS_DSZ64_ASZ64_SC1
|
||||
e70: LDPPHYS_DSZ64_ASZ64_SC8
|
||||
e75: LDSTGBUF_DSZ64_ASZ16_SC1
|
||||
e78: STADPPHYS_DSZ64_ASZ64_SC8
|
||||
e7a: LDPPHYS_DSZ64_ASZ64_SC8
|
||||
e7d: STADSTGBUF_DSZ64_ASZ16_SC1
|
||||
e80: LDPPHYS_DSZ16_ASZ16_SC1
|
||||
e88: STADPPHYS_DSZ16_ASZ16_SC1
|
||||
e8a: LDPPHYS_DSZ16_ASZ16_SC1
|
||||
e8d: STADPPHYSTICKLE_DSZ16_ASZ16_SC1
|
||||
ea0: LDPPHYS_DSZ16_ASZ64_SC1
|
||||
ea5: LDPPHYSTICKLE_DSZ16_ASZ64_SC1
|
||||
ea8: STADPPHYS_DSZ16_ASZ64_SC1
|
||||
eaa: LDPPHYS_DSZ16_ASZ64_SC1
|
||||
ead: STADPPHYSTICKLE_DSZ16_ASZ64_SC1
|
||||
eae: SIMDLSTADSTGBUF_DSZ64_ASZ32_SC1
|
||||
eb0: LDPPHYS_DSZ16_ASZ64_SC8
|
||||
eb8: STADPPHYS_DSZ16_ASZ64_SC8
|
||||
eba: LDPPHYS_DSZ16_ASZ64_SC8
|
||||
ec0: LDPPHYS_DSZ8_ASZ16_SC1
|
||||
ec8: STADPPHYS_DSZ8_ASZ16_SC1
|
||||
eca: LDPPHYS_DSZ8_ASZ16_SC1
|
||||
ecb: LDHINT_CACHEALL_ASZ64_SC1
|
||||
ecd: STADPPHYSTICKLE_DSZ8_ASZ16_SC1
|
||||
edb: LDHINT_CACHE1_ASZ64_SC1
|
||||
ee0: LDPPHYS_DSZ8_ASZ64_SC1
|
||||
ee5: LDPPHYSTICKLE_DSZ8_ASZ64_SC1
|
||||
ee8: STADPPHYS_DSZ8_ASZ64_SC1
|
||||
eea: LDPPHYS_DSZ8_ASZ64_SC1
|
||||
eeb: LDHINT_CACHE2_ASZ64_SC1
|
||||
eed: STADPPHYSTICKLE_DSZ8_ASZ64_SC1
|
||||
eee: SIMDHSTADSTGBUF_DSZ64_ASZ32_SC1
|
||||
ef0: LDPPHYS_DSZ8_ASZ64_SC8
|
||||
ef8: STADPPHYS_DSZ8_ASZ64_SC8
|
||||
efa: LDPPHYS_DSZ8_ASZ64_SC8
|
||||
f00: LDPPHYS_DSZ32_ASZ32_SC4
|
||||
f08: STADPPHYS_DSZ32_ASZ32_SC4
|
||||
f0a: LDPPHYS_DSZ32_ASZ32_SC4
|
||||
f20: LDPPHYS_DSZ32_ASZ32_SC1
|
||||
f28: STADPPHYS_DSZ32_ASZ32_SC1
|
||||
f2a: LDPPHYS_DSZ32_ASZ32_SC1
|
||||
f30: LDPPHYS_DSZ32_ASZ32_SC8
|
||||
f38: STADPPHYS_DSZ32_ASZ32_SC8
|
||||
f3a: LDPPHYS_DSZ32_ASZ32_SC8
|
||||
f40: LDPPHYS_DSZ64_ASZ32_SC4
|
||||
f48: STADPPHYS_DSZ64_ASZ32_SC4
|
||||
f4a: LDPPHYS_DSZ64_ASZ32_SC4
|
||||
f4b: MPOP
|
||||
f4f: MPUSH
|
||||
f60: LDPPHYS_DSZ64_ASZ32_SC1
|
||||
f65: LDPPHYSTICKLE_DSZ64_ASZ32_SC1
|
||||
f68: STADPPHYS_DSZ64_ASZ32_SC1
|
||||
f6a: LDPPHYS_DSZ64_ASZ32_SC1
|
||||
f6f: MCALL_DIRECT
|
||||
f70: LDPPHYS_DSZ64_ASZ32_SC8
|
||||
f78: STADPPHYS_DSZ64_ASZ32_SC8
|
||||
f7a: LDPPHYS_DSZ64_ASZ32_SC8
|
||||
f7f: UCALLPARAM_INDIRECT
|
||||
f80: LDPPHYS_DSZ16_ASZ32_SC4
|
||||
f88: STADPPHYS_DSZ16_ASZ32_SC4
|
||||
f8a: LDPPHYS_DSZ16_ASZ32_SC4
|
||||
fa0: LDPPHYS_DSZ16_ASZ32_SC1
|
||||
fa8: STADPPHYS_DSZ16_ASZ32_SC1
|
||||
faa: LDPPHYS_DSZ16_ASZ32_SC1
|
||||
fb0: LDPPHYS_DSZ16_ASZ32_SC8
|
||||
fb8: STADPPHYS_DSZ16_ASZ32_SC8
|
||||
fba: LDPPHYS_DSZ16_ASZ32_SC8
|
||||
fc0: LDPPHYS_DSZ8_ASZ32_SC4
|
||||
fc8: STADPPHYS_DSZ8_ASZ32_SC4
|
||||
fca: LDPPHYS_DSZ8_ASZ32_SC4
|
||||
fe0: LDPPHYS_DSZ8_ASZ32_SC1
|
||||
fe8: STADPPHYS_DSZ8_ASZ32_SC1
|
||||
fea: LDPPHYS_DSZ8_ASZ32_SC1
|
||||
fef: LBSYNC
|
||||
ff0: LDPPHYS_DSZ8_ASZ32_SC8
|
||||
ff8: STADPPHYS_DSZ8_ASZ32_SC8
|
||||
ffa: LDPPHYS_DSZ8_ASZ32_SC8
|
||||
fff: SFENCE
|
||||
403
misc/bigcore_opcodes.txt
Normal file
403
misc/bigcore_opcodes.txt
Normal file
@ -0,0 +1,403 @@
|
||||
0 NOP
|
||||
1 LBSYNC
|
||||
12 SETCC_CONDB
|
||||
13 SETCC_CONDNB
|
||||
14 SETCC_CONDE
|
||||
17 SETCC_CONDNBE
|
||||
40 SIGEVENT
|
||||
41 SIGEVENTCMP
|
||||
50 UJMPCC_INDIRECT_NOTTAKEN_CONDO
|
||||
52 UJMPCC_INDIRECT_NOTTAKEN_CONDB
|
||||
55 UJMPCC_INDIRECT_NOTTAKEN_CONDNE
|
||||
5b UJMPCC_INDIRECT_NOTTAKEN_CONDNP
|
||||
70 WRSEGFLD
|
||||
71 WRCHKWIDESEG
|
||||
72 WRHOSTSEG
|
||||
74 BUILDRENSEG
|
||||
75 BUILDSEG
|
||||
79 MOVSEG
|
||||
7c RDSEGFLD
|
||||
7d RDSEGBASE
|
||||
7e RDSEGSNARL
|
||||
82 RSTUPDNCTR
|
||||
c1 CHKCANONICALFAULT_CPUCANONICAL
|
||||
c2 CHKCANONICALFAULT_DYNAMICCANON
|
||||
d1 MRET_INDIRECT
|
||||
d4 MJMPTARGET_INDIRECT
|
||||
d8 MJMPEVENT_INDIRECT
|
||||
e2 DEALLOCATEPRF
|
||||
e9 HLEBEGIN
|
||||
ea HLEEND
|
||||
f2 RDGPPLA
|
||||
f4 MSR2CR
|
||||
f5 FPDECODE
|
||||
f6 FPMAKEUIP
|
||||
f8 RDVMCSPLA
|
||||
110 SELECTCC_CONDO
|
||||
112 SELECTCC_CONDB
|
||||
113 SELECTCC_CONDNB
|
||||
114 SELECTCC_CONDE
|
||||
115 SELECTCC_CONDNE
|
||||
140 FETCHFROMEIP
|
||||
141 SIGEVENTJMP
|
||||
144 LDUARSTALL
|
||||
145 WRMSLOOPCTRFBR
|
||||
146 MSWRITETOMS
|
||||
147 URET
|
||||
148 FASTUJMPNT
|
||||
149 FASTUJMP
|
||||
14a TRANSPORTUIP
|
||||
14b UPDATEFSW
|
||||
14c PFPRDMXCSR
|
||||
14d PFPWRMXCSR
|
||||
14e FPRDFCWWRPEF
|
||||
14f FPWRFCW
|
||||
162 LOADEPTADLOCK
|
||||
166 LDPTELOCK
|
||||
169 LDPDELOCK
|
||||
16e ITLBPAGEFETCH
|
||||
17e RDVMCSDIRTYBITS
|
||||
17f WRVMCSDIRTYBITS
|
||||
192 CMOVCC_DSZ32_CONDB
|
||||
193 CMOVCC_DSZ32_CONDNB
|
||||
194 CMOVCC_DSZ32_CONDE
|
||||
195 CMOVCC_DSZ32_CONDNE
|
||||
197 CMOVCC_DSZ32_CONDNBE
|
||||
19a CMOVCC_DSZ32_CONDP
|
||||
1a0 MERGEFSWSTATE
|
||||
1a1 MERGEFCCSTATE
|
||||
1a4 MOVX872INT
|
||||
1c1 BROADCAST_CPL
|
||||
1c4 BROADCAST_DL
|
||||
1c5 BROADCAST_CSLIMIT
|
||||
1c8 BROADCAST_CSBASE
|
||||
1cf BROADCAST_RENFSYS
|
||||
1d0 UJMPTARGET_INDIRECT
|
||||
1f5 IDIV32
|
||||
210 MERGEARITHFLAGS
|
||||
212 READAFLAGS
|
||||
214 GENARITHFLAGS
|
||||
220 MOVFLGSSIMD2INT_FLGPTEST
|
||||
222 PINTMOVDMM2I_DSZ64
|
||||
22b KMOVK2I_DSZ64
|
||||
244 TESTUJZ_DIRECT_NOTTAKEN
|
||||
245 TESTUJNZ_DIRECT_NOTTAKEN
|
||||
246 CMPUJZ_DIRECT_NOTTAKEN
|
||||
247 CMPUJNZ_DIRECT_NOTTAKEN
|
||||
252 UJMPCC_DIRECT_NOTTAKEN_CONDB
|
||||
253 UJMPCC_DIRECT_NOTTAKEN_CONDNB
|
||||
254 UJMPCC_DIRECT_NOTTAKEN_CONDE
|
||||
255 UJMPCC_DIRECT_NOTTAKEN_CONDNE
|
||||
257 UJMPCC_DIRECT_NOTTAKEN_CONDNBE
|
||||
258 UJMPCC_DIRECT_NOTTAKEN_CONDS
|
||||
25c UJMPCC_DIRECT_NOTTAKEN_CONDL
|
||||
25d UJMPCC_DIRECT_NOTTAKEN_CONDNL
|
||||
260 STEPTAD
|
||||
261 STASPECIAL
|
||||
265 STPTE
|
||||
266 STPDE
|
||||
26a TSCORESQFENCE
|
||||
26d ZEROLENSTA
|
||||
280 COMPUTEQWAUPPER_COMPQWACURMODENONEXT
|
||||
282 COMPUTEQWAUPPER_COMPQWACPUCANONNONEXT
|
||||
285 COMPUTEQWAUPPER_COMPQWADYNAMICEXTEND
|
||||
292 CMOVCC_DSZ64_CONDB
|
||||
293 CMOVCC_DSZ64_CONDNB
|
||||
294 CMOVCC_DSZ64_CONDE
|
||||
295 CMOVCC_DSZ64_CONDNE
|
||||
2d2 MCALL_DIRECT
|
||||
2d4 MJMPTARGET_DIRECT
|
||||
300 PSELECT_VMNIOPL3
|
||||
301 PSELECT_VMORVME
|
||||
303 PSELECT_CPL0
|
||||
308 PSELECT_PM
|
||||
309 PSELECT_RM
|
||||
30a PSELECT_GPTRAP
|
||||
30b PSELECT_LONGMODE
|
||||
30d PSELECT_MODE64B
|
||||
311 CHKCANONICALNOFAULT_CPUCANONICAL
|
||||
316 CHKCANONICALNOFAULT_LOOPCTR
|
||||
320 MOVFLGSSIMD2INT_FLGPTEST256
|
||||
344 TESTUJZ_DIRECT_TAKEN
|
||||
345 TESTUJNZ_DIRECT_TAKEN
|
||||
346 CMPUJZ_DIRECT_TAKEN
|
||||
347 CMPUJNZ_DIRECT_TAKEN
|
||||
348 MSLCJMP_DIRECT_DECANDBR
|
||||
352 UJMPCC_DIRECT_TAKEN_CONDB
|
||||
353 UJMPCC_DIRECT_TAKEN_CONDNB
|
||||
354 UJMPCC_DIRECT_TAKEN_CONDE
|
||||
355 UJMPCC_DIRECT_TAKEN_CONDNE
|
||||
358 UJMPCC_DIRECT_TAKEN_CONDS
|
||||
359 UJMPCC_DIRECT_TAKEN_CONDNS
|
||||
35b UJMPCC_DIRECT_TAKEN_CONDNP
|
||||
35d UJMPCC_DIRECT_TAKEN_CONDNL
|
||||
360 LDDESCCOND
|
||||
370 VMCSCACHE
|
||||
37c MOVETOVTPTR
|
||||
37d MOVEFROMVTPTR
|
||||
37e MOVETOVTPTRINDEXADD
|
||||
384 READUIP
|
||||
385 SAVEUIP
|
||||
388 INSERTFLGS
|
||||
38b MERGEFLGS
|
||||
3d0 UJMPTARGET_DIRECT
|
||||
3d1 UCALLPARAM_DIRECT
|
||||
400 ZEROEXT_DSZ16
|
||||
408 ADD_DSZ16
|
||||
409 OR_DSZ16
|
||||
40c AND_DSZ16
|
||||
40d SUB_DSZ16
|
||||
410 ROL_DSZ16
|
||||
414 SHL_DSZ16
|
||||
415 SHR_DSZ16
|
||||
436 CONCAT_DSZ16
|
||||
43f VMCSDATA_EXTRACTVMCS
|
||||
454 FANDMJMPCC_DSZ16_CONDE
|
||||
455 FANDMJMPCC_DSZ16_CONDNE
|
||||
460 STD_DSZ16
|
||||
49c BT_DSZ16
|
||||
4d5 FSUBMJMPCC_DSZ16_CONDNE
|
||||
500 ZEROEXT_DSZ32
|
||||
504 MERGESUBFLGS_DSZ32
|
||||
508 ADD_DSZ32
|
||||
509 OR_DSZ32
|
||||
50c AND_DSZ32
|
||||
50d SUB_DSZ32
|
||||
50e XOR_DSZ32
|
||||
50f SUBR_DSZ32
|
||||
510 ROL_DSZ32
|
||||
511 ROR_DSZ32
|
||||
514 SHL_DSZ32
|
||||
515 SHR_DSZ32
|
||||
520 MOVETOCREG_DSZ32
|
||||
521 MOVEFROMCREG_DSZ32
|
||||
522 CREGRMWANDNOT_DSZ32
|
||||
523 CREGRMWOR_DSZ32
|
||||
524 CREGXCHG_DSZ32
|
||||
528 MOVETOCREGOT_DSZ32
|
||||
529 MOVEFROMCREGOT_DSZ32
|
||||
52a CREGRMWANDNOTOT_DSZ32
|
||||
52b CREGRMWOROT_DSZ32
|
||||
530 NOTAND_DSZ32
|
||||
536 CONCAT_DSZ32
|
||||
53f VMCSDATA_FORMATVMCS
|
||||
543 MJMPCC_DSZNOP_CONDNB
|
||||
544 MJMPCC_DSZNOP_CONDE
|
||||
545 MJMPCC_DSZNOP_CONDNE
|
||||
554 FANDMJMPCC_DSZ32_CONDE
|
||||
555 FANDMJMPCC_DSZ32_CONDNE
|
||||
560 STD_DSZ32
|
||||
570 BSF_DSZ32
|
||||
574 SHLOR_DSZ32
|
||||
575 SHROR_DSZ32
|
||||
578 MUL_DSZ32
|
||||
57c COMPUTESYSFLAGS_DSZ32
|
||||
57d PDEP_DSZ32
|
||||
57f PEXT_DSZ32
|
||||
58d DEC_DSZ32
|
||||
590 ANDOR_DSZ32
|
||||
592 BTMERGEFLAGS_DSZ32
|
||||
597 BTC_DSZ32
|
||||
59b BTS_DSZ32
|
||||
59c BT_DSZ32
|
||||
59e BTR_DSZ32
|
||||
5d4 FSUBMJMPCC_DSZ32_CONDE
|
||||
5d5 FSUBMJMPCC_DSZ32_CONDNE
|
||||
5f8 FSCPRD_DSZ32
|
||||
5f9 FSCPXCHG_DSZ32
|
||||
5fa FSCPOR_DSZ32
|
||||
5fb FSCPANDNOT_DSZ32
|
||||
600 ZEROEXT_DSZ64
|
||||
608 ADD_DSZ64
|
||||
609 OR_DSZ64
|
||||
60c AND_DSZ64
|
||||
60d SUB_DSZ64
|
||||
60e XOR_DSZ64
|
||||
614 SHL_DSZ64
|
||||
615 SHR_DSZ64
|
||||
620 MOVETOCREG_DSZ64
|
||||
621 MOVEFROMCREG_DSZ64
|
||||
622 CREGRMWANDNOT_DSZ64
|
||||
623 CREGRMWOR_DSZ64
|
||||
624 CREGXCHG_DSZ64
|
||||
628 MOVETOCREGOT_DSZ64
|
||||
62b CREGRMWOROT_DSZ64
|
||||
630 NOTAND_DSZ64
|
||||
631 ANDNEG_DSZ64
|
||||
632 SUB1AND_DSZ64
|
||||
660 STD_DSZ64
|
||||
670 BSF_DSZ64
|
||||
671 BSR_DSZ64
|
||||
674 SHLOR_DSZ64
|
||||
675 SHROR_DSZ64
|
||||
678 MUL_DSZ64
|
||||
67c COMPUTESYSFLAGS_DSZ64
|
||||
67d PDEP_DSZ64
|
||||
67e POPCNT_DSZ64
|
||||
67f PEXT_DSZ64
|
||||
688 INC_DSZ64
|
||||
692 BTMERGEFLAGS_DSZ64
|
||||
697 BTC_DSZ64
|
||||
69b BTS_DSZ64
|
||||
69c BT_DSZ64
|
||||
69e BTR_DSZ64
|
||||
6d4 FSUBMJMPCC_DSZ64_CONDE
|
||||
6d5 FSUBMJMPCC_DSZ64_CONDNE
|
||||
6f1 MUL64L_DSZ64
|
||||
6f3 IMUL64L_DSZ64
|
||||
6f8 FSCPRD_DSZ64
|
||||
6f9 FSCPXCHG_DSZ64
|
||||
6fa FSCPOR_DSZ64
|
||||
6fb FSCPANDNOT_DSZ64
|
||||
700 ZEROEXT_DSZ8
|
||||
709 OR_DSZ8
|
||||
70c AND_DSZ8
|
||||
70d SUB_DSZ8
|
||||
70f SUBR_DSZ8
|
||||
714 SHL_DSZ8
|
||||
736 CONCAT_DSZ8
|
||||
760 STD_DSZ8
|
||||
788 INC_DSZ8
|
||||
790 ANDOR_DSZ8
|
||||
801 LWSI_DSZ16_ASZ16_SC1_RL
|
||||
802 LDZX_DSZ16_ASZ16_SC1
|
||||
840 LWSI_DSZ16_ASZ32_SC1_RE
|
||||
842 LDZX_DSZ16_ASZ32_SC1
|
||||
847 LDHINT_BUFFER_ASZ32_SC1
|
||||
872 LDZX_DSZ16_ASZ32_SC8
|
||||
882 LDZX_DSZ16_ASZ64_SC1
|
||||
884 LDPPHYS_DSZ16_ASZ64_SC1
|
||||
894 LDPPHYS_DSZ16_ASZ64_SC2
|
||||
8a4 LDPPHYS_DSZ16_ASZ64_SC4
|
||||
902 LDZX_DSZ32_ASZ16_SC1
|
||||
940 LWSI_DSZ32_ASZ32_SC1_RE
|
||||
941 LWSI_DSZ32_ASZ32_SC1_RL
|
||||
942 LDZX_DSZ32_ASZ32_SC1
|
||||
94e STATICKLE_DSZ32_ASZ32_SC1
|
||||
952 LDZX_DSZ32_ASZ32_SC2
|
||||
972 LDZX_DSZ32_ASZ32_SC8
|
||||
981 LWSI_DSZ32_ASZ64_SC1_RL
|
||||
982 LDZX_DSZ32_ASZ64_SC1
|
||||
984 LDPPHYS_DSZ32_ASZ64_SC1
|
||||
987 LDHINT_CACHE1_ASZ64_SC1
|
||||
994 LDPPHYS_DSZ32_ASZ64_SC2
|
||||
9a4 LDPPHYS_DSZ32_ASZ64_SC4
|
||||
a08 CONDLDINDEX_DSZ64_ASZ16_SC1
|
||||
a22 LDZX_DSZ64_ASZ16_SC4
|
||||
a32 LDZX_DSZ64_ASZ16_SC8
|
||||
a41 LWSI_DSZ64_ASZ32_SC1_RL
|
||||
a42 LDZX_DSZ64_ASZ32_SC1
|
||||
a82 LDZX_DSZ64_ASZ64_SC1
|
||||
a84 LDPPHYS_DSZ64_ASZ64_SC1
|
||||
a87 LDHINT_CACHE2_ASZ64_SC1
|
||||
a88 CONDLDINDEX_DSZ64_ASZ64_SC1
|
||||
a92 LDZX_DSZ64_ASZ64_SC2
|
||||
a94 LDPPHYS_DSZ64_ASZ64_SC2
|
||||
aa0 LWSI_DSZ64_ASZ64_SC4_RE
|
||||
aa2 LDZX_DSZ64_ASZ64_SC4
|
||||
aa4 LDPPHYS_DSZ64_ASZ64_SC4
|
||||
ab4 LDPPHYS_DSZ64_ASZ64_SC8
|
||||
b40 LWSI_DSZ8_ASZ32_SC1_RE
|
||||
b4e STATICKLE_DSZ8_ASZ32_SC1
|
||||
b80 LWSI_DSZ8_ASZ64_SC1_RE
|
||||
b84 LDPPHYS_DSZ8_ASZ64_SC1
|
||||
b8c LDGPHYSTICKLE_DSZ8_ASZ64_SC1
|
||||
b8e STATICKLE_DSZ8_ASZ64_SC1
|
||||
b94 LDPPHYS_DSZ8_ASZ64_SC2
|
||||
ba4 LDPPHYS_DSZ8_ASZ64_SC4
|
||||
c01 STA_DSZ16_ASZ16_SC1_WU
|
||||
c07 LEA_DSZ16_ASZ16_SC1
|
||||
c40 STA_DSZ16_ASZ32_SC1_WR
|
||||
c4c PORTIN_DSZ16_ASZ32_SC1
|
||||
c7e PORTINSPECIAL_DSZ16_ASZ32_SC8
|
||||
d40 STA_DSZ32_ASZ32_SC1_WR
|
||||
d41 STA_DSZ32_ASZ32_SC1_WU
|
||||
d47 LEA_DSZ32_ASZ32_SC1
|
||||
d48 PORTOUT_DSZ32_ASZ32_SC1
|
||||
d4a PORTOUTSPECIAL_DSZ32_ASZ32_SC1
|
||||
d4c PORTIN_DSZ32_ASZ32_SC1
|
||||
d4e PORTINSPECIAL_DSZ32_ASZ32_SC1
|
||||
d60 STA_DSZ32_ASZ32_SC4_WR
|
||||
d67 LEA_DSZ32_ASZ32_SC4
|
||||
d77 LEA_DSZ32_ASZ32_SC8
|
||||
d7e PORTINSPECIAL_DSZ32_ASZ32_SC8
|
||||
d81 STA_DSZ32_ASZ64_SC1_WU
|
||||
d8c PORTIN_DSZ32_ASZ64_SC1
|
||||
da4 STAPPHYS_DSZ32_ASZ64_SC4
|
||||
db7 LEA_DSZ32_ASZ64_SC8
|
||||
e48 PORTOUT_DSZ64_ASZ32_SC1
|
||||
e4a PORTOUTSPECIAL_DSZ64_ASZ32_SC1
|
||||
e4c PORTIN_DSZ64_ASZ32_SC1
|
||||
e4e PORTINSPECIAL_DSZ64_ASZ32_SC1
|
||||
e6a PORTOUTSPECIAL_DSZ64_ASZ32_SC4
|
||||
e87 LEA_DSZ64_ASZ64_SC1
|
||||
e97 LEA_DSZ64_ASZ64_SC2
|
||||
ea4 STAPPHYS_DSZ64_ASZ64_SC4
|
||||
ea7 LEA_DSZ64_ASZ64_SC4
|
||||
eb4 STAPPHYS_DSZ64_ASZ64_SC8
|
||||
eb7 LEA_DSZ64_ASZ64_SC8
|
||||
f48 PORTOUT_DSZ8_ASZ32_SC1
|
||||
f4a PORTOUTSPECIAL_DSZ8_ASZ32_SC1
|
||||
10e0 SETTRACKERS
|
||||
10e1 KMASKDEALLOCATEMXMPRF
|
||||
10e2 DEALLOCATEMXMPRF
|
||||
1660 SIMDSTD_DSZ64
|
||||
16a9 KMOVI2K_DSZ64
|
||||
1909 TICKLELA_DSZ32_ASZ16_SC1
|
||||
1989 TICKLELA_DSZ32_ASZ64_SC1
|
||||
1a40 SIMDLD_DSZ64_ASZ32_SC1
|
||||
1b0a LDTICKLE_DSZ8_ASZ16_SC1
|
||||
1b49 TICKLELA_DSZ8_ASZ32_SC1
|
||||
1b89 TICKLELA_DSZ8_ASZ64_SC1
|
||||
1b8a LDTICKLE_DSZ8_ASZ64_SC1
|
||||
1e40 SIMDSTA_DSZ64_ASZ32_SC1
|
||||
2010 FMOV
|
||||
20a5 MOVINT2X87
|
||||
21c0 WUMERGE_FLAGS
|
||||
21c3 WUMERGE_SIGNEXP17
|
||||
2240 WUINSERT_FLAGS
|
||||
2342 FCMOV_CONDB
|
||||
2375 FCALCTW
|
||||
2377 FPORDATATYPE
|
||||
24d0 FPREADROM_DTYPENOP
|
||||
2661 FSTDDOAST_SEXPT16
|
||||
2761 FSTDDOAST_MANT64
|
||||
2a40 FLD_SEXPT16_ASZ32_SC1_SF
|
||||
2a80 FLD_SEXPT16_ASZ64_SC1_SF
|
||||
2a83 FILD_DSZ64_ASZ64_SC1_NSF
|
||||
2b41 FLD_MANT64_ASZ32_SC1_NSF
|
||||
2b81 FLD_MANT64_ASZ64_SC1_NSF
|
||||
2e41 FSTA_SEXPT16_ASZ32_SC1_NSF
|
||||
2e83 FISTA_DSZ64_ASZ64_SC1_NSF
|
||||
2f41 FSTA_MANT64_ASZ32_SC1_NSF
|
||||
302a PFPSHUF128MD
|
||||
3081 PINTMOVXMM2XMMQ
|
||||
308d PINTPXORQ
|
||||
30a2 PINTPBROADCASTD
|
||||
30e2 DEALLOCATEVECPRF
|
||||
3271 PFPSHUFDW_PACKEDSP
|
||||
3273 PINTSHUFQW
|
||||
32df PFPGETELEMENTCNT_DSZ64
|
||||
337a PINTPUNPCKHDQ
|
||||
3396 PINTPTEST256
|
||||
3397 PINTPTEST
|
||||
35a8 PINTMOVDI2MM_DSZ32
|
||||
3604 PFPBLENDLDMSK_PACKEDSP
|
||||
3606 PFPBLENDTMPMSK_DSZ64
|
||||
3607 PFPMOVE_PACKEDSP
|
||||
3660 PFPSTD_PACKEDSP
|
||||
3664 PFPSTDMODE256_PACKEDSP
|
||||
3686 PFPOR_PACKEDSP
|
||||
36a8 PINTMOVDI2MM_DSZ64
|
||||
3702 PFPBLEND_PACKEDDP
|
||||
3704 PFPBLENDLDMSK_PACKEDDP
|
||||
3707 PFPMOVE_PACKEDDP
|
||||
3986 PFPLDBCASTCONDINDEX_SCALARDP_ASZ64_SC1
|
||||
3a07 PFPCONDLDINDEX_PACKEDSP_ASZ16_SC1
|
||||
3a41 PFPLD_PACKEDSP_ASZ32_SC1_UA
|
||||
3a87 PFPCONDLDINDEX_PACKEDSP_ASZ64_SC1
|
||||
3aa0 PFPLD_PACKEDSP_ASZ64_SC4_AL
|
||||
3aa8 PFPLDBCAST_PACKEDSP_ASZ64_SC4
|
||||
3ab0 PFPLD_PACKEDSP_ASZ64_SC8_AL
|
||||
3e41 PFPSTA_PACKEDSP_ASZ32_SC1_UA
|
||||
3ea0 PFPSTA_PACKEDSP_ASZ64_SC4_AL
|
||||
628
misc/glm_msr_read_desc.txt
Normal file
628
misc/glm_msr_read_desc.txt
Normal file
@ -0,0 +1,628 @@
|
||||
msr: 0x00000000: desc: 0x078e083d: mode: N: chkproc: U3700: rdproc: U301c: addr1: 0x382: addr2: 0x8e08
|
||||
msr: 0x00000001: desc: 0x698e067d: mode: N: chkproc: U3748: rdproc: U31a4: addr1: 0x381: addr2: 0x8e04
|
||||
msr: 0x00000006: desc: 0x0148183b: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x206: addr2: 0x4818
|
||||
msr: 0x00000010: desc: 0x1000ec3d: mode: N: chkproc: U3700: rdproc: U3040: addr1: 0x03b: addr2: 0x00ec
|
||||
msr: 0x00000017: desc: 0x6647113d: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1c4: addr2: 0x4710
|
||||
msr: 0x0000001b: desc: 0x001eec3f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x7bb: addr2: 0x1eec
|
||||
msr: 0x0000002a: desc: 0x6100003d: mode: N: chkproc: U3700: rdproc: U3184: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000002e: desc: 0x0ccb9a7b: mode: N: chkproc: U3748: rdproc: U3030: addr1: 0x2e6: addr2: 0xcb98
|
||||
msr: 0x00000033: desc: 0x0c04163b: mode: N: chkproc: U3740: rdproc: U3030: addr1: 0x105: addr2: 0x0414
|
||||
msr: 0x00000034: desc: 0x0100d83b: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x036: addr2: 0x00d8
|
||||
msr: 0x00000035: desc: 0x140083bb: mode: N: chkproc: U3770: rdproc: U3050: addr1: 0x020: addr2: 0x0080
|
||||
msr: 0x00000039: desc: 0x078ae43b: mode: N: chkproc: U3700: rdproc: U301c: addr1: 0x2b9: addr2: 0x8ae4
|
||||
msr: 0x0000003a: desc: 0x0100e83b: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x03a: addr2: 0x00e8
|
||||
msr: 0x0000003b: desc: 0x0100ec3d: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x03b: addr2: 0x00ec
|
||||
msr: 0x00000052: desc: 0x15008fb3: mode: S: chkproc: U3770: rdproc: U3054: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x00000070: desc: 0x1600002d: mode: J: chkproc: U3700: rdproc: U3058: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000071: desc: 0x1800002d: mode: J: chkproc: U3700: rdproc: U3060: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000072: desc: 0x1901c82d: mode: J: chkproc: U3700: rdproc: U3064: addr1: 0x072: addr2: 0x01c8
|
||||
msr: 0x00000073: desc: 0x1a00002d: mode: J: chkproc: U3700: rdproc: U3068: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000074: desc: 0x1b00002d: mode: J: chkproc: U3700: rdproc: U306c: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000007a: desc: 0x0c008fb3: mode: S: chkproc: U3770: rdproc: U3030: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x0000007d: desc: 0x6100002d: mode: J: chkproc: U3700: rdproc: U3184: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000007e: desc: 0x6100002d: mode: J: chkproc: U3700: rdproc: U3184: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000008b: desc: 0x0c41c7bf: mode: N: chkproc: U3770: rdproc: U3030: addr1: 0x071: addr2: 0x41c4
|
||||
msr: 0x0000009b: desc: 0x01422c3b: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x08b: addr2: 0x422c
|
||||
msr: 0x0000009e: desc: 0x0101c433: mode: S: chkproc: U3700: rdproc: U3004: addr1: 0x071: addr2: 0x01c4
|
||||
msr: 0x000000c1: desc: 0x079f80fd: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x7e0: addr2: 0x9f80
|
||||
msr: 0x000000c2: desc: 0x078990fd: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x264: addr2: 0x8990
|
||||
msr: 0x000000c3: desc: 0x0789a0fd: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x268: addr2: 0x89a0
|
||||
msr: 0x000000c4: desc: 0x07c9b0fd: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x26c: addr2: 0xc9b0
|
||||
msr: 0x000000ce: desc: 0x6647193d: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1c6: addr2: 0x4718
|
||||
msr: 0x000000e2: desc: 0x0101083b: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x042: addr2: 0x0108
|
||||
msr: 0x000000e4: desc: 0x0141103b: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x044: addr2: 0x4110
|
||||
msr: 0x000000e7: desc: 0x07c99c3d: mode: N: chkproc: U3700: rdproc: U301c: addr1: 0x267: addr2: 0xc99c
|
||||
msr: 0x000000e8: desc: 0x0789603d: mode: N: chkproc: U3700: rdproc: U301c: addr1: 0x258: addr2: 0x8960
|
||||
msr: 0x000000fe: desc: 0x2201dfbb: mode: N: chkproc: U3770: rdproc: U3088: addr1: 0x077: addr2: 0x01dc
|
||||
msr: 0x00000101: desc: 0x001e782b: mode: J: chkproc: U3700: rdproc: U3000: addr1: 0x79e: addr2: 0x1e78
|
||||
msr: 0x00000120: desc: 0x0c008fbb: mode: N: chkproc: U3770: rdproc: U3030: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x00000121: desc: 0x01022835: mode: S: chkproc: U3700: rdproc: U3004: addr1: 0x08a: addr2: 0x0228
|
||||
msr: 0x0000013c: desc: 0x0c5c0633: mode: S: chkproc: U3740: rdproc: U3030: addr1: 0x701: addr2: 0x5c04
|
||||
msr: 0x00000140: desc: 0x0c008fbb: mode: N: chkproc: U3770: rdproc: U3030: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x0000015c: desc: 0x02400033: mode: S: chkproc: U3700: rdproc: U3008: addr1: 0x000: addr2: 0x4000
|
||||
msr: 0x0000015d: desc: 0x0c008fb7: mode: S: chkproc: U3770: rdproc: U3030: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x0000015e: desc: 0x28008fb7: mode: S: chkproc: U3770: rdproc: U30a0: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x00000160: desc: 0x078b000d: mode: JE: chkproc: U3700: rdproc: U301c: addr1: 0x2c0: addr2: 0x8b00
|
||||
msr: 0x00000161: desc: 0x078b040d: mode: JE: chkproc: U3700: rdproc: U301c: addr1: 0x2c1: addr2: 0x8b04
|
||||
msr: 0x00000162: desc: 0x0101880d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x062: addr2: 0x0188
|
||||
msr: 0x00000163: desc: 0x01018c0d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x063: addr2: 0x018c
|
||||
msr: 0x00000164: desc: 0x0101900d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x064: addr2: 0x0190
|
||||
msr: 0x00000165: desc: 0x0101940d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x065: addr2: 0x0194
|
||||
msr: 0x00000166: desc: 0x0101980d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x066: addr2: 0x0198
|
||||
msr: 0x00000167: desc: 0x01019c0d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x067: addr2: 0x019c
|
||||
msr: 0x00000168: desc: 0x0101a00d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x068: addr2: 0x01a0
|
||||
msr: 0x00000169: desc: 0x0101a40d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x069: addr2: 0x01a4
|
||||
msr: 0x0000016a: desc: 0x0101a80d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x06a: addr2: 0x01a8
|
||||
msr: 0x0000016b: desc: 0x0101ac0d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x06b: addr2: 0x01ac
|
||||
msr: 0x0000016c: desc: 0x0101b00d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x06c: addr2: 0x01b0
|
||||
msr: 0x0000016d: desc: 0x0101b40d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x06d: addr2: 0x01b4
|
||||
msr: 0x0000016e: desc: 0x0101b80d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x06e: addr2: 0x01b8
|
||||
msr: 0x0000016f: desc: 0x0101bc0d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x06f: addr2: 0x01bc
|
||||
msr: 0x00000170: desc: 0x0200000b: mode: JE: chkproc: U3700: rdproc: U3008: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000171: desc: 0x0101c40b: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x071: addr2: 0x01c4
|
||||
msr: 0x00000172: desc: 0x0101c82d: mode: J: chkproc: U3700: rdproc: U3004: addr1: 0x072: addr2: 0x01c8
|
||||
msr: 0x00000174: desc: 0x0101d039: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x074: addr2: 0x01d0
|
||||
msr: 0x00000175: desc: 0x0101d43d: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x075: addr2: 0x01d4
|
||||
msr: 0x00000176: desc: 0x0101d83d: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x076: addr2: 0x01d8
|
||||
msr: 0x00000179: desc: 0x2900d2bb: mode: N: chkproc: U3750: rdproc: U30a4: addr1: 0x034: addr2: 0x00d0
|
||||
msr: 0x0000017a: desc: 0x0c008fbb: mode: N: chkproc: U3770: rdproc: U3030: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x0000017d: desc: 0x26000037: mode: S: chkproc: U3700: rdproc: U3098: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000017f: desc: 0x0d000ab3: mode: S: chkproc: U3750: rdproc: U3034: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0x00000186: desc: 0x079e58fb: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x796: addr2: 0x9e58
|
||||
msr: 0x00000187: desc: 0x07de5cfb: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x797: addr2: 0xde5c
|
||||
msr: 0x00000188: desc: 0x079e60fb: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x798: addr2: 0x9e60
|
||||
msr: 0x00000189: desc: 0x07de64fb: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x799: addr2: 0xde64
|
||||
msr: 0x00000198: desc: 0x2ac8c27f: mode: N: chkproc: U3748: rdproc: U30a8: addr1: 0x230: addr2: 0xc8c0
|
||||
msr: 0x00000199: desc: 0x2b4147bf: mode: N: chkproc: U3770: rdproc: U30ac: addr1: 0x051: addr2: 0x4144
|
||||
msr: 0x0000019a: desc: 0x6646b93b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1ae: addr2: 0x46b8
|
||||
msr: 0x0000019b: desc: 0x66482d3b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x20b: addr2: 0x482c
|
||||
msr: 0x0000019c: desc: 0x6648293b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x20a: addr2: 0x4828
|
||||
msr: 0x0000019d: desc: 0x6140043b: mode: N: chkproc: U3700: rdproc: U3184: addr1: 0x001: addr2: 0x4004
|
||||
msr: 0x000001a0: desc: 0x2c0107bf: mode: N: chkproc: U3770: rdproc: U30b0: addr1: 0x041: addr2: 0x0104
|
||||
msr: 0x000001a2: desc: 0x6647493b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1d2: addr2: 0x4748
|
||||
msr: 0x000001a4: desc: 0x2d04163b: mode: N: chkproc: U3740: rdproc: U30b4: addr1: 0x105: addr2: 0x0414
|
||||
msr: 0x000001a6: desc: 0x078898ff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x226: addr2: 0x8898
|
||||
msr: 0x000001a7: desc: 0x07889cff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x227: addr2: 0x889c
|
||||
msr: 0x000001a8: desc: 0x0c008fbb: mode: N: chkproc: U3770: rdproc: U3030: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x000001aa: desc: 0x0d00c2bb: mode: N: chkproc: U3750: rdproc: U3034: addr1: 0x030: addr2: 0x00c0
|
||||
msr: 0x000001ad: desc: 0x6647693d: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1da: addr2: 0x4768
|
||||
msr: 0x000001ae: desc: 0x6647713d: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1dc: addr2: 0x4770
|
||||
msr: 0x000001b0: desc: 0x2f46bebb: mode: N: chkproc: U3750: rdproc: U30bc: addr1: 0x1af: addr2: 0x46bc
|
||||
msr: 0x000001b1: desc: 0x6649f13b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x27c: addr2: 0x49f0
|
||||
msr: 0x000001b2: desc: 0x6649f53b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x27d: addr2: 0x49f4
|
||||
msr: 0x000001c6: desc: 0x078b183b: mode: N: chkproc: U3700: rdproc: U301c: addr1: 0x2c6: addr2: 0x8b18
|
||||
msr: 0x000001c8: desc: 0x0000543b: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x015: addr2: 0x0054
|
||||
msr: 0x000001c9: desc: 0x0000243b: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x009: addr2: 0x0024
|
||||
msr: 0x000001d9: desc: 0x079fe43b: mode: N: chkproc: U3700: rdproc: U301c: addr1: 0x7f9: addr2: 0x9fe4
|
||||
msr: 0x000001db: desc: 0x3100263d: mode: N: chkproc: U3740: rdproc: U30c4: addr1: 0x009: addr2: 0x0024
|
||||
msr: 0x000001dc: desc: 0x3240263d: mode: N: chkproc: U3740: rdproc: U30c8: addr1: 0x009: addr2: 0x4024
|
||||
msr: 0x000001dd: desc: 0x1c0177bd: mode: N: chkproc: U3770: rdproc: U3070: addr1: 0x05d: addr2: 0x0174
|
||||
msr: 0x000001de: desc: 0x0101783d: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x05e: addr2: 0x0178
|
||||
msr: 0x000001df: desc: 0x078b7c0d: mode: JE: chkproc: U3700: rdproc: U301c: addr1: 0x2df: addr2: 0x8b7c
|
||||
msr: 0x000001e3: desc: 0x0c008fb3: mode: S: chkproc: U3770: rdproc: U3030: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x000001e6: desc: 0x338b9a7b: mode: N: chkproc: U3748: rdproc: U30cc: addr1: 0x2e6: addr2: 0x8b98
|
||||
msr: 0x000001f0: desc: 0x3415c83b: mode: N: chkproc: U3700: rdproc: U30d0: addr1: 0x572: addr2: 0x15c8
|
||||
msr: 0x000001f2: desc: 0x0015c83b: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x572: addr2: 0x15c8
|
||||
msr: 0x000001f3: desc: 0x0015cc3b: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x573: addr2: 0x15cc
|
||||
msr: 0x000001f4: desc: 0x0015d237: mode: S: chkproc: U3740: rdproc: U3000: addr1: 0x574: addr2: 0x15d0
|
||||
msr: 0x000001f5: desc: 0x0015d637: mode: S: chkproc: U3740: rdproc: U3000: addr1: 0x575: addr2: 0x15d4
|
||||
msr: 0x000001fb: desc: 0x0c01dfbb: mode: N: chkproc: U3770: rdproc: U3030: addr1: 0x077: addr2: 0x01dc
|
||||
msr: 0x000001fc: desc: 0x3747f2bb: mode: N: chkproc: U3750: rdproc: U30dc: addr1: 0x1fc: addr2: 0x47f0
|
||||
msr: 0x00000200: desc: 0x0d14023f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x500: addr2: 0x1400
|
||||
msr: 0x00000201: desc: 0x0014043f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x501: addr2: 0x1404
|
||||
msr: 0x00000202: desc: 0x0d140a3f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x502: addr2: 0x1408
|
||||
msr: 0x00000203: desc: 0x00140c3f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x503: addr2: 0x140c
|
||||
msr: 0x00000204: desc: 0x0d54123f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x504: addr2: 0x5410
|
||||
msr: 0x00000205: desc: 0x0054143f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x505: addr2: 0x5414
|
||||
msr: 0x00000206: desc: 0x0d541a3f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x506: addr2: 0x5418
|
||||
msr: 0x00000207: desc: 0x00541c3f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x507: addr2: 0x541c
|
||||
msr: 0x00000208: desc: 0x0d54223f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x508: addr2: 0x5420
|
||||
msr: 0x00000209: desc: 0x0054243f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x509: addr2: 0x5424
|
||||
msr: 0x0000020a: desc: 0x0d542a3f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x50a: addr2: 0x5428
|
||||
msr: 0x0000020b: desc: 0x00542c3f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x50b: addr2: 0x542c
|
||||
msr: 0x0000020c: desc: 0x0d54323f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x50c: addr2: 0x5430
|
||||
msr: 0x0000020d: desc: 0x0054343f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x50d: addr2: 0x5434
|
||||
msr: 0x0000020e: desc: 0x0d543a3f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x50e: addr2: 0x5438
|
||||
msr: 0x0000020f: desc: 0x00543c3f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x50f: addr2: 0x543c
|
||||
msr: 0x00000210: desc: 0x0d14823f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x520: addr2: 0x1480
|
||||
msr: 0x00000211: desc: 0x0014843f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x521: addr2: 0x1484
|
||||
msr: 0x00000212: desc: 0x0d148a3f: mode: N: chkproc: U3740: rdproc: U3034: addr1: 0x522: addr2: 0x1488
|
||||
msr: 0x00000213: desc: 0x00148c3f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x523: addr2: 0x148c
|
||||
msr: 0x00000250: desc: 0x0015403f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x550: addr2: 0x1540
|
||||
msr: 0x00000258: desc: 0x0055603f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x558: addr2: 0x5560
|
||||
msr: 0x00000259: desc: 0x0015643f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x559: addr2: 0x1564
|
||||
msr: 0x00000268: desc: 0x0055a03f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x568: addr2: 0x55a0
|
||||
msr: 0x00000269: desc: 0x0055a43f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x569: addr2: 0x55a4
|
||||
msr: 0x0000026a: desc: 0x0055a83f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x56a: addr2: 0x55a8
|
||||
msr: 0x0000026b: desc: 0x0055ac3f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x56b: addr2: 0x55ac
|
||||
msr: 0x0000026c: desc: 0x0055b03f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x56c: addr2: 0x55b0
|
||||
msr: 0x0000026d: desc: 0x0055b43f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x56d: addr2: 0x55b4
|
||||
msr: 0x0000026e: desc: 0x0055b83f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x56e: addr2: 0x55b8
|
||||
msr: 0x0000026f: desc: 0x0055bc3f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x56f: addr2: 0x55bc
|
||||
msr: 0x00000277: desc: 0x0015dc3f: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x577: addr2: 0x15dc
|
||||
msr: 0x00000280: desc: 0x6118403b: mode: N: chkproc: U3700: rdproc: U3184: addr1: 0x610: addr2: 0x1840
|
||||
msr: 0x00000281: desc: 0x07ce443b: mode: N: chkproc: U3700: rdproc: U301c: addr1: 0x391: addr2: 0xce44
|
||||
msr: 0x00000282: desc: 0x0018403b: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x610: addr2: 0x1840
|
||||
msr: 0x00000283: desc: 0x6140043b: mode: N: chkproc: U3700: rdproc: U3184: addr1: 0x001: addr2: 0x4004
|
||||
msr: 0x000002e0: desc: 0x0c008fbb: mode: N: chkproc: U3770: rdproc: U3030: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x000002ff: desc: 0x0015fc3b: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x57f: addr2: 0x15fc
|
||||
msr: 0x00000300: desc: 0x6650a01d: mode: E: chkproc: U3700: rdproc: U3198: addr1: 0x428: addr2: 0x50a0
|
||||
msr: 0x00000301: desc: 0x6650a81d: mode: E: chkproc: U3700: rdproc: U3198: addr1: 0x42a: addr2: 0x50a8
|
||||
msr: 0x00000309: desc: 0x078984ff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x261: addr2: 0x8984
|
||||
msr: 0x0000030a: desc: 0x078994ff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x265: addr2: 0x8994
|
||||
msr: 0x0000030b: desc: 0x0789a4ff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x269: addr2: 0x89a4
|
||||
msr: 0x00000345: desc: 0x020000fb: mode: N: chkproc: U3718: rdproc: U3008: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000038d: desc: 0x07c834fb: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x20d: addr2: 0xc834
|
||||
msr: 0x0000038e: desc: 0x06883a7d: mode: N: chkproc: U3748: rdproc: U3018: addr1: 0x20e: addr2: 0x8838
|
||||
msr: 0x0000038f: desc: 0x07c83cff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x20f: addr2: 0xc83c
|
||||
msr: 0x00000390: desc: 0x6188403f: mode: N: chkproc: U3700: rdproc: U3184: addr1: 0x210: addr2: 0x8840
|
||||
msr: 0x00000391: desc: 0x61c8443f: mode: N: chkproc: U3700: rdproc: U3184: addr1: 0x211: addr2: 0xc844
|
||||
msr: 0x00000392: desc: 0x078848fd: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x212: addr2: 0x8848
|
||||
msr: 0x000003f1: desc: 0x001fc4fb: mode: N: chkproc: U3718: rdproc: U3000: addr1: 0x7f1: addr2: 0x1fc4
|
||||
msr: 0x000003f8: desc: 0x6d487bfd: mode: N: chkproc: U3778: rdproc: U31b4: addr1: 0x21e: addr2: 0x4878
|
||||
msr: 0x000003f9: desc: 0x6d4883fd: mode: N: chkproc: U3778: rdproc: U31b4: addr1: 0x220: addr2: 0x4880
|
||||
msr: 0x000003fa: desc: 0x6d488bfd: mode: N: chkproc: U3778: rdproc: U31b4: addr1: 0x222: addr2: 0x4888
|
||||
msr: 0x000003fc: desc: 0x6d57aafd: mode: N: chkproc: U3758: rdproc: U31b4: addr1: 0x5ea: addr2: 0x57a8
|
||||
msr: 0x000003fd: desc: 0x6d17b2fd: mode: N: chkproc: U3758: rdproc: U31b4: addr1: 0x5ec: addr2: 0x17b0
|
||||
msr: 0x000003fe: desc: 0x6100003d: mode: N: chkproc: U3700: rdproc: U3184: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000400: desc: 0x078e0339: mode: N: chkproc: U3760: rdproc: U301c: addr1: 0x380: addr2: 0x8e00
|
||||
msr: 0x00000401: desc: 0x698e067d: mode: N: chkproc: U3748: rdproc: U31a4: addr1: 0x381: addr2: 0x8e04
|
||||
msr: 0x00000402: desc: 0x078e083d: mode: N: chkproc: U3700: rdproc: U301c: addr1: 0x382: addr2: 0x8e08
|
||||
msr: 0x00000404: desc: 0x07ce1339: mode: N: chkproc: U3760: rdproc: U301c: addr1: 0x384: addr2: 0xce10
|
||||
msr: 0x00000405: desc: 0x69ce167d: mode: N: chkproc: U3748: rdproc: U31a4: addr1: 0x385: addr2: 0xce14
|
||||
msr: 0x00000406: desc: 0x07ce183d: mode: N: chkproc: U3700: rdproc: U301c: addr1: 0x386: addr2: 0xce18
|
||||
msr: 0x00000408: desc: 0x00182339: mode: N: chkproc: U3760: rdproc: U3000: addr1: 0x608: addr2: 0x1820
|
||||
msr: 0x00000409: desc: 0x6918263d: mode: N: chkproc: U3740: rdproc: U31a4: addr1: 0x609: addr2: 0x1824
|
||||
msr: 0x0000040a: desc: 0x0018283d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x60a: addr2: 0x1828
|
||||
msr: 0x0000040c: desc: 0x00443339: mode: N: chkproc: U3760: rdproc: U3000: addr1: 0x10c: addr2: 0x4430
|
||||
msr: 0x0000040d: desc: 0x6944363d: mode: N: chkproc: U3740: rdproc: U31a4: addr1: 0x10d: addr2: 0x4434
|
||||
msr: 0x0000040e: desc: 0x0044383d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x10e: addr2: 0x4438
|
||||
msr: 0x00000480: desc: 0x0200003d: mode: N: chkproc: U3700: rdproc: U3008: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000481: desc: 0x3840057d: mode: N: chkproc: U3728: rdproc: U30e0: addr1: 0x001: addr2: 0x4004
|
||||
msr: 0x00000482: desc: 0x0200003d: mode: N: chkproc: U3700: rdproc: U3008: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000483: desc: 0x3940057d: mode: N: chkproc: U3728: rdproc: U30e4: addr1: 0x001: addr2: 0x4004
|
||||
msr: 0x00000484: desc: 0x3a40117d: mode: N: chkproc: U3728: rdproc: U30e8: addr1: 0x004: addr2: 0x4010
|
||||
msr: 0x00000485: desc: 0x3b401579: mode: N: chkproc: U3728: rdproc: U30ec: addr1: 0x005: addr2: 0x4014
|
||||
msr: 0x00000486: desc: 0x0240103d: mode: N: chkproc: U3700: rdproc: U3008: addr1: 0x004: addr2: 0x4010
|
||||
msr: 0x00000487: desc: 0x0240143b: mode: N: chkproc: U3700: rdproc: U3008: addr1: 0x005: addr2: 0x4014
|
||||
msr: 0x00000488: desc: 0x0200203b: mode: N: chkproc: U3700: rdproc: U3008: addr1: 0x008: addr2: 0x0020
|
||||
msr: 0x00000489: desc: 0x3c41c57d: mode: N: chkproc: U3728: rdproc: U30f0: addr1: 0x071: addr2: 0x41c4
|
||||
msr: 0x0000048a: desc: 0x0200003d: mode: N: chkproc: U3700: rdproc: U3008: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000048b: desc: 0x3d41c57d: mode: N: chkproc: U3728: rdproc: U30f4: addr1: 0x071: addr2: 0x41c4
|
||||
msr: 0x0000048c: desc: 0x3e73517d: mode: N: chkproc: U3728: rdproc: U30f8: addr1: 0xcd4: addr2: 0x7350
|
||||
msr: 0x0000048d: desc: 0x3840157d: mode: N: chkproc: U3728: rdproc: U30e0: addr1: 0x005: addr2: 0x4014
|
||||
msr: 0x0000048e: desc: 0x0240103d: mode: N: chkproc: U3700: rdproc: U3008: addr1: 0x004: addr2: 0x4010
|
||||
msr: 0x0000048f: desc: 0x39401d7d: mode: N: chkproc: U3728: rdproc: U30e4: addr1: 0x007: addr2: 0x401c
|
||||
msr: 0x00000490: desc: 0x3a00017d: mode: N: chkproc: U3728: rdproc: U30e8: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000491: desc: 0x3f40057b: mode: N: chkproc: U3728: rdproc: U30fc: addr1: 0x001: addr2: 0x4004
|
||||
msr: 0x000004c1: desc: 0x079f80ff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x7e0: addr2: 0x9f80
|
||||
msr: 0x000004c2: desc: 0x078990ff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x264: addr2: 0x8990
|
||||
msr: 0x000004c3: desc: 0x0789a0ff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x268: addr2: 0x89a0
|
||||
msr: 0x000004c4: desc: 0x07c9b0ff: mode: N: chkproc: U3718: rdproc: U301c: addr1: 0x26c: addr2: 0xc9b0
|
||||
msr: 0x000004e0: desc: 0x6650d433: mode: S: chkproc: U3700: rdproc: U3198: addr1: 0x435: addr2: 0x50d4
|
||||
msr: 0x000004e9: desc: 0x0101641d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x059: addr2: 0x0164
|
||||
msr: 0x000004f0: desc: 0x0001c01b: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x070: addr2: 0x01c0
|
||||
msr: 0x00000500: desc: 0x0c50dabb: mode: N: chkproc: U3750: rdproc: U3030: addr1: 0x436: addr2: 0x50d8
|
||||
msr: 0x00000503: desc: 0x44000ebb: mode: N: chkproc: U3750: rdproc: U3110: addr1: 0x003: addr2: 0x000c
|
||||
msr: 0x00000504: desc: 0x0100100d: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x004: addr2: 0x0010
|
||||
msr: 0x00000505: desc: 0x0100140b: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x005: addr2: 0x0014
|
||||
msr: 0x00000510: desc: 0x0014700f: mode: JE: chkproc: U3700: rdproc: U3000: addr1: 0x51c: addr2: 0x1470
|
||||
msr: 0x00000511: desc: 0x0102300b: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x08c: addr2: 0x0230
|
||||
msr: 0x00000512: desc: 0x0100480b: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x012: addr2: 0x0048
|
||||
msr: 0x00000513: desc: 0x01004c2b: mode: J: chkproc: U3700: rdproc: U3004: addr1: 0x013: addr2: 0x004c
|
||||
msr: 0x00000520: desc: 0x01014009: mode: JE: chkproc: U3700: rdproc: U3004: addr1: 0x050: addr2: 0x0140
|
||||
msr: 0x00000560: desc: 0x00040437: mode: S: chkproc: U3700: rdproc: U3000: addr1: 0x101: addr2: 0x0404
|
||||
msr: 0x00000561: desc: 0x00040835: mode: S: chkproc: U3700: rdproc: U3000: addr1: 0x102: addr2: 0x0408
|
||||
msr: 0x00000570: desc: 0x001fc037: mode: S: chkproc: U3700: rdproc: U3000: addr1: 0x7f0: addr2: 0x1fc0
|
||||
msr: 0x00000571: desc: 0x0002c437: mode: S: chkproc: U3700: rdproc: U3000: addr1: 0x0b1: addr2: 0x02c4
|
||||
msr: 0x00000572: desc: 0x01014837: mode: S: chkproc: U3700: rdproc: U3004: addr1: 0x052: addr2: 0x0148
|
||||
msr: 0x00000580: desc: 0x00020035: mode: S: chkproc: U3700: rdproc: U3000: addr1: 0x080: addr2: 0x0200
|
||||
msr: 0x00000581: desc: 0x00420435: mode: S: chkproc: U3700: rdproc: U3000: addr1: 0x081: addr2: 0x4204
|
||||
msr: 0x00000582: desc: 0x00020835: mode: S: chkproc: U3700: rdproc: U3000: addr1: 0x082: addr2: 0x0208
|
||||
msr: 0x00000583: desc: 0x00420c35: mode: S: chkproc: U3700: rdproc: U3000: addr1: 0x083: addr2: 0x420c
|
||||
msr: 0x00000600: desc: 0x0101803d: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x060: addr2: 0x0180
|
||||
msr: 0x00000606: desc: 0x6647b93b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1ee: addr2: 0x47b8
|
||||
msr: 0x00000609: desc: 0x6140203b: mode: N: chkproc: U3700: rdproc: U3184: addr1: 0x008: addr2: 0x4020
|
||||
msr: 0x0000060a: desc: 0x6648a93b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x22a: addr2: 0x48a8
|
||||
msr: 0x0000060b: desc: 0x6648ad3b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x22b: addr2: 0x48ac
|
||||
msr: 0x0000060c: desc: 0x6648b13b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x22c: addr2: 0x48b0
|
||||
msr: 0x0000060d: desc: 0x6d4873fd: mode: N: chkproc: U3778: rdproc: U31b4: addr1: 0x21c: addr2: 0x4870
|
||||
msr: 0x00000610: desc: 0x6647813f: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1e0: addr2: 0x4780
|
||||
msr: 0x00000611: desc: 0x6647bd3b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1ef: addr2: 0x47bc
|
||||
msr: 0x00000613: desc: 0x6647553b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1d5: addr2: 0x4754
|
||||
msr: 0x00000614: desc: 0x6647b13d: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1ec: addr2: 0x47b0
|
||||
msr: 0x00000615: desc: 0x6647913f: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1e4: addr2: 0x4790
|
||||
msr: 0x00000618: desc: 0x6647613f: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1d8: addr2: 0x4760
|
||||
msr: 0x00000619: desc: 0x66474d3b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1d3: addr2: 0x474c
|
||||
msr: 0x0000061b: desc: 0x6647513b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1d4: addr2: 0x4750
|
||||
msr: 0x0000061d: desc: 0x6d489bfd: mode: N: chkproc: U3778: rdproc: U31b4: addr1: 0x226: addr2: 0x4898
|
||||
msr: 0x00000630: desc: 0x6131813d: mode: N: chkproc: U3720: rdproc: U3184: addr1: 0xc60: addr2: 0x3180
|
||||
msr: 0x00000631: desc: 0x6148a13d: mode: N: chkproc: U3720: rdproc: U3184: addr1: 0x228: addr2: 0x48a0
|
||||
msr: 0x00000632: desc: 0x6d4893fd: mode: N: chkproc: U3778: rdproc: U31b4: addr1: 0x224: addr2: 0x4890
|
||||
msr: 0x00000633: desc: 0x6648b53b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x22d: addr2: 0x48b4
|
||||
msr: 0x00000634: desc: 0x6648b93b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x22e: addr2: 0x48b8
|
||||
msr: 0x00000635: desc: 0x6648bd3b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x22f: addr2: 0x48bc
|
||||
msr: 0x00000639: desc: 0x6647a93b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1ea: addr2: 0x47a8
|
||||
msr: 0x00000641: desc: 0x6647ad3b: mode: N: chkproc: U3720: rdproc: U3198: addr1: 0x1eb: addr2: 0x47ac
|
||||
msr: 0x00000660: desc: 0x6d17a2fd: mode: N: chkproc: U3758: rdproc: U31b4: addr1: 0x5e8: addr2: 0x17a0
|
||||
msr: 0x00000680: desc: 0x1c00823d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x020: addr2: 0x0080
|
||||
msr: 0x00000681: desc: 0x1c40863d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x021: addr2: 0x4084
|
||||
msr: 0x00000682: desc: 0x1c008a3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x022: addr2: 0x0088
|
||||
msr: 0x00000683: desc: 0x1c408e3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x023: addr2: 0x408c
|
||||
msr: 0x00000684: desc: 0x1c40923d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x024: addr2: 0x4090
|
||||
msr: 0x00000685: desc: 0x1c40963d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x025: addr2: 0x4094
|
||||
msr: 0x00000686: desc: 0x1c409a3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x026: addr2: 0x4098
|
||||
msr: 0x00000687: desc: 0x1c409e3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x027: addr2: 0x409c
|
||||
msr: 0x00000688: desc: 0x1c40a23d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x028: addr2: 0x40a0
|
||||
msr: 0x00000689: desc: 0x1c40a63d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x029: addr2: 0x40a4
|
||||
msr: 0x0000068a: desc: 0x1c40aa3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x02a: addr2: 0x40a8
|
||||
msr: 0x0000068b: desc: 0x1c40ae3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x02b: addr2: 0x40ac
|
||||
msr: 0x0000068c: desc: 0x1c40b23d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x02c: addr2: 0x40b0
|
||||
msr: 0x0000068d: desc: 0x1c40b63d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x02d: addr2: 0x40b4
|
||||
msr: 0x0000068e: desc: 0x1c40ba3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x02e: addr2: 0x40b8
|
||||
msr: 0x0000068f: desc: 0x1c40be3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x02f: addr2: 0x40bc
|
||||
msr: 0x00000690: desc: 0x1c00c23d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x030: addr2: 0x00c0
|
||||
msr: 0x00000691: desc: 0x1c40c63d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x031: addr2: 0x40c4
|
||||
msr: 0x00000692: desc: 0x1c00ca3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x032: addr2: 0x00c8
|
||||
msr: 0x00000693: desc: 0x1c40ce3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x033: addr2: 0x40cc
|
||||
msr: 0x00000694: desc: 0x1c00d23d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x034: addr2: 0x00d0
|
||||
msr: 0x00000695: desc: 0x1c40d63d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x035: addr2: 0x40d4
|
||||
msr: 0x00000696: desc: 0x1c00da3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x036: addr2: 0x00d8
|
||||
msr: 0x00000697: desc: 0x1c40de3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x037: addr2: 0x40dc
|
||||
msr: 0x00000698: desc: 0x1c40e23d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x038: addr2: 0x40e0
|
||||
msr: 0x00000699: desc: 0x1c40e63d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x039: addr2: 0x40e4
|
||||
msr: 0x0000069a: desc: 0x1c00ea3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x03a: addr2: 0x00e8
|
||||
msr: 0x0000069b: desc: 0x1c40ee3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x03b: addr2: 0x40ec
|
||||
msr: 0x0000069c: desc: 0x1c40f23d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x03c: addr2: 0x40f0
|
||||
msr: 0x0000069d: desc: 0x1c40f63d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x03d: addr2: 0x40f4
|
||||
msr: 0x0000069e: desc: 0x1c00fa3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x03e: addr2: 0x00f8
|
||||
msr: 0x0000069f: desc: 0x1c40fe3d: mode: N: chkproc: U3740: rdproc: U3070: addr1: 0x03f: addr2: 0x40fc
|
||||
msr: 0x000006c0: desc: 0x0001003d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x040: addr2: 0x0100
|
||||
msr: 0x000006c1: desc: 0x0001043d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x041: addr2: 0x0104
|
||||
msr: 0x000006c2: desc: 0x0001083d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x042: addr2: 0x0108
|
||||
msr: 0x000006c3: desc: 0x00010c3d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x043: addr2: 0x010c
|
||||
msr: 0x000006c4: desc: 0x0041103d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x044: addr2: 0x4110
|
||||
msr: 0x000006c5: desc: 0x0041143d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x045: addr2: 0x4114
|
||||
msr: 0x000006c6: desc: 0x0041183d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x046: addr2: 0x4118
|
||||
msr: 0x000006c7: desc: 0x00411c3d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x047: addr2: 0x411c
|
||||
msr: 0x000006c8: desc: 0x0041203d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x048: addr2: 0x4120
|
||||
msr: 0x000006c9: desc: 0x0041243d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x049: addr2: 0x4124
|
||||
msr: 0x000006ca: desc: 0x0041283d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x04a: addr2: 0x4128
|
||||
msr: 0x000006cb: desc: 0x00412c3d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x04b: addr2: 0x412c
|
||||
msr: 0x000006cc: desc: 0x0041303d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x04c: addr2: 0x4130
|
||||
msr: 0x000006cd: desc: 0x0041343d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x04d: addr2: 0x4134
|
||||
msr: 0x000006ce: desc: 0x0041383d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x04e: addr2: 0x4138
|
||||
msr: 0x000006cf: desc: 0x00413c3d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x04f: addr2: 0x413c
|
||||
msr: 0x000006d0: desc: 0x0001403d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x050: addr2: 0x0140
|
||||
msr: 0x000006d1: desc: 0x0001443d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x051: addr2: 0x0144
|
||||
msr: 0x000006d2: desc: 0x0001483d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x052: addr2: 0x0148
|
||||
msr: 0x000006d3: desc: 0x00014c3d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x053: addr2: 0x014c
|
||||
msr: 0x000006d4: desc: 0x0001503d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x054: addr2: 0x0150
|
||||
msr: 0x000006d5: desc: 0x0001543d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x055: addr2: 0x0154
|
||||
msr: 0x000006d6: desc: 0x0001583d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x056: addr2: 0x0158
|
||||
msr: 0x000006d7: desc: 0x00015c3d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x057: addr2: 0x015c
|
||||
msr: 0x000006d8: desc: 0x0041603d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x058: addr2: 0x4160
|
||||
msr: 0x000006d9: desc: 0x0001643d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x059: addr2: 0x0164
|
||||
msr: 0x000006da: desc: 0x0001683d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x05a: addr2: 0x0168
|
||||
msr: 0x000006db: desc: 0x00016c3d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x05b: addr2: 0x016c
|
||||
msr: 0x000006dc: desc: 0x0041703d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x05c: addr2: 0x4170
|
||||
msr: 0x000006dd: desc: 0x0001743d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x05d: addr2: 0x0174
|
||||
msr: 0x000006de: desc: 0x0001783d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x05e: addr2: 0x0178
|
||||
msr: 0x000006df: desc: 0x00017c3d: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x05f: addr2: 0x017c
|
||||
msr: 0x000006e0: desc: 0x0b0077bd: mode: N: chkproc: U3770: rdproc: U302c: addr1: 0x01d: addr2: 0x0074
|
||||
msr: 0x00000800: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000801: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000802: desc: 0x078a09bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x282: addr2: 0x8a08
|
||||
msr: 0x00000803: desc: 0x078a0dbb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x283: addr2: 0x8a0c
|
||||
msr: 0x00000804: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x00000805: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x00000806: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x00000807: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x00000808: desc: 0x078a21fb: mode: N: chkproc: U3738: rdproc: U301c: addr1: 0x288: addr2: 0x8a20
|
||||
msr: 0x00000809: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x0000080a: desc: 0x498a29bb: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x28a: addr2: 0x8a28
|
||||
msr: 0x0000080b: desc: 0x608a2dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x28b: addr2: 0x8a2c
|
||||
msr: 0x0000080c: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000080d: desc: 0x078a35bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x28d: addr2: 0x8a34
|
||||
msr: 0x0000080e: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000080f: desc: 0x078a3dbb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x28f: addr2: 0x8a3c
|
||||
msr: 0x00000810: desc: 0x498a41bd: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x290: addr2: 0x8a40
|
||||
msr: 0x00000811: desc: 0x498a41bb: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x290: addr2: 0x8a40
|
||||
msr: 0x00000812: desc: 0x498a45bd: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x291: addr2: 0x8a44
|
||||
msr: 0x00000813: desc: 0x498a45bb: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x291: addr2: 0x8a44
|
||||
msr: 0x00000814: desc: 0x498a49bd: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x292: addr2: 0x8a48
|
||||
msr: 0x00000815: desc: 0x498a49bb: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x292: addr2: 0x8a48
|
||||
msr: 0x00000816: desc: 0x498a4dbd: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x293: addr2: 0x8a4c
|
||||
msr: 0x00000817: desc: 0x498a4dbb: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x293: addr2: 0x8a4c
|
||||
msr: 0x00000818: desc: 0x03ca51bd: mode: N: chkproc: U3730: rdproc: U300c: addr1: 0x294: addr2: 0xca50
|
||||
msr: 0x00000819: desc: 0x038a51bb: mode: N: chkproc: U3730: rdproc: U300c: addr1: 0x294: addr2: 0x8a50
|
||||
msr: 0x0000081a: desc: 0x038a55bd: mode: N: chkproc: U3730: rdproc: U300c: addr1: 0x295: addr2: 0x8a54
|
||||
msr: 0x0000081b: desc: 0x038a55bb: mode: N: chkproc: U3730: rdproc: U300c: addr1: 0x295: addr2: 0x8a54
|
||||
msr: 0x0000081c: desc: 0x03ca59bd: mode: N: chkproc: U3730: rdproc: U300c: addr1: 0x296: addr2: 0xca58
|
||||
msr: 0x0000081d: desc: 0x038a59bb: mode: N: chkproc: U3730: rdproc: U300c: addr1: 0x296: addr2: 0x8a58
|
||||
msr: 0x0000081e: desc: 0x038a5dbd: mode: N: chkproc: U3730: rdproc: U300c: addr1: 0x297: addr2: 0x8a5c
|
||||
msr: 0x0000081f: desc: 0x038a5dbb: mode: N: chkproc: U3730: rdproc: U300c: addr1: 0x297: addr2: 0x8a5c
|
||||
msr: 0x00000820: desc: 0x498a61bd: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x298: addr2: 0x8a60
|
||||
msr: 0x00000821: desc: 0x498a61bb: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x298: addr2: 0x8a60
|
||||
msr: 0x00000822: desc: 0x498a65bd: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x299: addr2: 0x8a64
|
||||
msr: 0x00000823: desc: 0x498a65bb: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x299: addr2: 0x8a64
|
||||
msr: 0x00000824: desc: 0x498a69bd: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x29a: addr2: 0x8a68
|
||||
msr: 0x00000825: desc: 0x498a69bb: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x29a: addr2: 0x8a68
|
||||
msr: 0x00000826: desc: 0x498a6dbd: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x29b: addr2: 0x8a6c
|
||||
msr: 0x00000827: desc: 0x498a6dbb: mode: N: chkproc: U3730: rdproc: U3124: addr1: 0x29b: addr2: 0x8a6c
|
||||
msr: 0x00000828: desc: 0x078b95bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2e5: addr2: 0x8b94
|
||||
msr: 0x00000829: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x0000082a: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000082b: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x0000082c: desc: 0x600085bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x021: addr2: 0x0084
|
||||
msr: 0x0000082d: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000082e: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000082f: desc: 0x078ba1bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2e8: addr2: 0x8ba0
|
||||
msr: 0x00000830: desc: 0x078b9dbf: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2e7: addr2: 0x8b9c
|
||||
msr: 0x00000831: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000832: desc: 0x078ac9bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2b2: addr2: 0x8ac8
|
||||
msr: 0x00000833: desc: 0x078acdbb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2b3: addr2: 0x8acc
|
||||
msr: 0x00000834: desc: 0x078ad1bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2b4: addr2: 0x8ad0
|
||||
msr: 0x00000835: desc: 0x078ad5bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2b5: addr2: 0x8ad4
|
||||
msr: 0x00000836: desc: 0x078ad9bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2b6: addr2: 0x8ad8
|
||||
msr: 0x00000837: desc: 0x078addbb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2b7: addr2: 0x8adc
|
||||
msr: 0x00000838: desc: 0x07cae1bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2b8: addr2: 0xcae0
|
||||
msr: 0x00000839: desc: 0x4b8be5bb: mode: N: chkproc: U3730: rdproc: U312c: addr1: 0x2f9: addr2: 0x8be4
|
||||
msr: 0x0000083a: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000083b: desc: 0x608afdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x2bf: addr2: 0x8afc
|
||||
msr: 0x0000083c: desc: 0x604001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x4000
|
||||
msr: 0x0000083d: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x0000083e: desc: 0x078af9bb: mode: N: chkproc: U3730: rdproc: U301c: addr1: 0x2be: addr2: 0x8af8
|
||||
msr: 0x0000083f: desc: 0x608afdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x2bf: addr2: 0x8afc
|
||||
msr: 0x00000840: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000841: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000842: desc: 0x600009bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0x00000843: desc: 0x60000dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x003: addr2: 0x000c
|
||||
msr: 0x00000844: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x00000845: desc: 0x600805bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x201: addr2: 0x0804
|
||||
msr: 0x00000846: desc: 0x600809bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x202: addr2: 0x0808
|
||||
msr: 0x00000847: desc: 0x60080dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x203: addr2: 0x080c
|
||||
msr: 0x00000848: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000849: desc: 0x608b05bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x2c1: addr2: 0x8b04
|
||||
msr: 0x0000084a: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000084b: desc: 0x608b2dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x2cb: addr2: 0x8b2c
|
||||
msr: 0x0000084c: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000084d: desc: 0x600105bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x041: addr2: 0x0104
|
||||
msr: 0x0000084e: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x0000084f: desc: 0x601fbdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ef: addr2: 0x1fbc
|
||||
msr: 0x00000850: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000851: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000852: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000853: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000854: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000855: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000856: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000857: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000858: desc: 0x604001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x4000
|
||||
msr: 0x00000859: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x0000085a: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000085b: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x0000085c: desc: 0x604001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x4000
|
||||
msr: 0x0000085d: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x0000085e: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x0000085f: desc: 0x601fbdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ef: addr2: 0x1fbc
|
||||
msr: 0x00000860: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000861: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000862: desc: 0x600009bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0x00000863: desc: 0x60000dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x003: addr2: 0x000c
|
||||
msr: 0x00000864: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000865: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000866: desc: 0x600009bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0x00000867: desc: 0x60000dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x003: addr2: 0x000c
|
||||
msr: 0x00000868: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000869: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x0000086a: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000086b: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x0000086c: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000086d: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000086e: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x0000086f: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x00000870: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000871: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000872: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000873: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000874: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000875: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000876: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000877: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000878: desc: 0x604001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x4000
|
||||
msr: 0x00000879: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x0000087a: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000087b: desc: 0x608afdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x2bf: addr2: 0x8afc
|
||||
msr: 0x0000087c: desc: 0x604001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x4000
|
||||
msr: 0x0000087d: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x0000087e: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x0000087f: desc: 0x609ffdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ff: addr2: 0x9ffc
|
||||
msr: 0x00000880: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000881: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000882: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000883: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000884: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x00000885: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x00000886: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x00000887: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x00000888: desc: 0x600021bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x008: addr2: 0x0020
|
||||
msr: 0x00000889: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x0000088a: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000088b: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x0000088c: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000088d: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000088e: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000088f: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000890: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000891: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000892: desc: 0x600045bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x011: addr2: 0x0044
|
||||
msr: 0x00000893: desc: 0x600045bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x011: addr2: 0x0044
|
||||
msr: 0x00000894: desc: 0x600009bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0x00000895: desc: 0x600009bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0x00000896: desc: 0x60004dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x013: addr2: 0x004c
|
||||
msr: 0x00000897: desc: 0x60004dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x013: addr2: 0x004c
|
||||
msr: 0x00000898: desc: 0x604021bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x008: addr2: 0x4020
|
||||
msr: 0x00000899: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000089a: desc: 0x600045bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x011: addr2: 0x0044
|
||||
msr: 0x0000089b: desc: 0x600045bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x011: addr2: 0x0044
|
||||
msr: 0x0000089c: desc: 0x604009bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x002: addr2: 0x4008
|
||||
msr: 0x0000089d: desc: 0x600009bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0x0000089e: desc: 0x60004dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x013: addr2: 0x004c
|
||||
msr: 0x0000089f: desc: 0x60004dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x013: addr2: 0x004c
|
||||
msr: 0x000008a0: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008a1: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008a2: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008a3: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008a4: desc: 0x600009bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0x000008a5: desc: 0x60000dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x003: addr2: 0x000c
|
||||
msr: 0x000008a6: desc: 0x60000dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x003: addr2: 0x000c
|
||||
msr: 0x000008a7: desc: 0x60000dbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x003: addr2: 0x000c
|
||||
msr: 0x000008a8: desc: 0x6000a5bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x029: addr2: 0x00a4
|
||||
msr: 0x000008a9: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x000008aa: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008ab: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x000008ac: desc: 0x600085bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x021: addr2: 0x0084
|
||||
msr: 0x000008ad: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008ae: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008af: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008b0: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008b1: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008b2: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008b3: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008b4: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008b5: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008b6: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008b7: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008b8: desc: 0x604021bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x008: addr2: 0x4020
|
||||
msr: 0x000008b9: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008ba: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008bb: desc: 0x608afdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x2bf: addr2: 0x8afc
|
||||
msr: 0x000008bc: desc: 0x604001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x4000
|
||||
msr: 0x000008bd: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008be: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008bf: desc: 0x608afdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x2bf: addr2: 0x8afc
|
||||
msr: 0x000008c0: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008c1: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008c2: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008c3: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008c4: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x000008c5: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x000008c6: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x000008c7: desc: 0x600801bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x200: addr2: 0x0800
|
||||
msr: 0x000008c8: desc: 0x600021bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x008: addr2: 0x0020
|
||||
msr: 0x000008c9: desc: 0x608a05bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x281: addr2: 0x8a04
|
||||
msr: 0x000008ca: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008cb: desc: 0x608a05bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x281: addr2: 0x8a04
|
||||
msr: 0x000008cc: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008cd: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008ce: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x000008cf: desc: 0x601fbdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ef: addr2: 0x1fbc
|
||||
msr: 0x000008d0: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008d1: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008d2: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008d3: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008d4: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008d5: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008d6: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008d7: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008d8: desc: 0x604021bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x008: addr2: 0x4020
|
||||
msr: 0x000008d9: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008da: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008db: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008dc: desc: 0x604001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x4000
|
||||
msr: 0x000008dd: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008de: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x000008df: desc: 0x601fbdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ef: addr2: 0x1fbc
|
||||
msr: 0x000008e0: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008e1: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008e2: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008e3: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008e4: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008e5: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008e6: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008e7: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008e8: desc: 0x600021bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x008: addr2: 0x0020
|
||||
msr: 0x000008e9: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x000008ea: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008eb: desc: 0x608a01bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x280: addr2: 0x8a00
|
||||
msr: 0x000008ec: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008ed: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008ee: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x000008ef: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x000008f0: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008f1: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008f2: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008f3: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008f4: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008f5: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008f6: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008f7: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008f8: desc: 0x604021bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x008: addr2: 0x4020
|
||||
msr: 0x000008f9: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008fa: desc: 0x600001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000008fb: desc: 0x608afdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x2bf: addr2: 0x8afc
|
||||
msr: 0x000008fc: desc: 0x604001bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x000: addr2: 0x4000
|
||||
msr: 0x000008fd: desc: 0x600005bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x000008fe: desc: 0x601fb9bb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x000008ff: desc: 0x609ffdbb: mode: N: chkproc: U3730: rdproc: U3180: addr1: 0x7ff: addr2: 0x9ffc
|
||||
msr: 0x00000900: desc: 0x01016c1f: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x05b: addr2: 0x016c
|
||||
msr: 0x00000902: desc: 0x0000701b: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x01c: addr2: 0x0070
|
||||
msr: 0x00000903: desc: 0x5000f399: mode: E: chkproc: U3770: rdproc: U3140: addr1: 0x03c: addr2: 0x00f0
|
||||
msr: 0x00000904: desc: 0x0c1b0e1d: mode: E: chkproc: U3740: rdproc: U3030: addr1: 0x6c3: addr2: 0x1b0c
|
||||
msr: 0x00000905: desc: 0x010a141d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x285: addr2: 0x0a14
|
||||
msr: 0x00000906: desc: 0x010a181d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x286: addr2: 0x0a18
|
||||
msr: 0x00000908: desc: 0x5124161d: mode: E: chkproc: U3740: rdproc: U3144: addr1: 0x905: addr2: 0x2414
|
||||
msr: 0x00000909: desc: 0x0120241d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x809: addr2: 0x2024
|
||||
msr: 0x0000090a: desc: 0x0120281d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x80a: addr2: 0x2028
|
||||
msr: 0x0000090b: desc: 0x01202c1d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x80b: addr2: 0x202c
|
||||
msr: 0x0000091b: desc: 0x01006c1d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x01b: addr2: 0x006c
|
||||
msr: 0x00000920: desc: 0x01008019: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x020: addr2: 0x0080
|
||||
msr: 0x00000924: desc: 0x0100901b: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x024: addr2: 0x0090
|
||||
msr: 0x00000925: desc: 0x568a7e5f: mode: E: chkproc: U3748: rdproc: U3158: addr1: 0x29f: addr2: 0x8a7c
|
||||
msr: 0x00000933: desc: 0x0100cc1d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x033: addr2: 0x00cc
|
||||
msr: 0x00000934: desc: 0x0100d01b: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x034: addr2: 0x00d0
|
||||
msr: 0x00000937: desc: 0x078bdc1b: mode: E: chkproc: U3700: rdproc: U301c: addr1: 0x2f7: addr2: 0x8bdc
|
||||
msr: 0x00000938: desc: 0x07cbe01b: mode: E: chkproc: U3700: rdproc: U301c: addr1: 0x2f8: addr2: 0xcbe0
|
||||
msr: 0x00000939: desc: 0x0100e41b: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x039: addr2: 0x00e4
|
||||
msr: 0x0000093a: desc: 0x0200001d: mode: E: chkproc: U3700: rdproc: U3008: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000093e: desc: 0x0100f81d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x03e: addr2: 0x00f8
|
||||
msr: 0x0000093f: desc: 0x6600041b: mode: E: chkproc: U3700: rdproc: U3198: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x00000940: desc: 0x0015001d: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x540: addr2: 0x1500
|
||||
msr: 0x00000941: desc: 0x0015041d: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x541: addr2: 0x1504
|
||||
msr: 0x00000942: desc: 0x0015081d: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x542: addr2: 0x1508
|
||||
msr: 0x00000943: desc: 0x00150c1d: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x543: addr2: 0x150c
|
||||
msr: 0x00000949: desc: 0x0101241d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x049: addr2: 0x0124
|
||||
msr: 0x0000094a: desc: 0x0014781d: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x51e: addr2: 0x1478
|
||||
msr: 0x0000094c: desc: 0x0101301d: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x04c: addr2: 0x0130
|
||||
msr: 0x00000951: desc: 0x66003c1b: mode: E: chkproc: U3700: rdproc: U3198: addr1: 0x00f: addr2: 0x003c
|
||||
msr: 0x00000952: desc: 0x0d50da9b: mode: E: chkproc: U3750: rdproc: U3034: addr1: 0x436: addr2: 0x50d8
|
||||
msr: 0x00000953: desc: 0x0c04161b: mode: E: chkproc: U3740: rdproc: U3030: addr1: 0x105: addr2: 0x0414
|
||||
msr: 0x00000955: desc: 0x0015541f: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x555: addr2: 0x1554
|
||||
msr: 0x00000956: desc: 0x0015581f: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x556: addr2: 0x1558
|
||||
msr: 0x00000957: desc: 0x00155c1f: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x557: addr2: 0x155c
|
||||
msr: 0x00000958: desc: 0x0141601f: mode: E: chkproc: U3700: rdproc: U3004: addr1: 0x058: addr2: 0x4160
|
||||
msr: 0x00000959: desc: 0x5c14661b: mode: E: chkproc: U3740: rdproc: U3170: addr1: 0x519: addr2: 0x1464
|
||||
msr: 0x0000095e: desc: 0x001fb81b: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x00000962: desc: 0x0015881d: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x562: addr2: 0x1588
|
||||
msr: 0x00000963: desc: 0x00158c1d: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x563: addr2: 0x158c
|
||||
msr: 0x00000964: desc: 0x0015901f: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x564: addr2: 0x1590
|
||||
msr: 0x00000965: desc: 0x0015941f: mode: E: chkproc: U3700: rdproc: U3000: addr1: 0x565: addr2: 0x1594
|
||||
msr: 0x0000096b: desc: 0x0c88225b: mode: E: chkproc: U3748: rdproc: U3030: addr1: 0x208: addr2: 0x8820
|
||||
msr: 0x0000096c: desc: 0x5d00001b: mode: E: chkproc: U3700: rdproc: U3174: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000c8f: desc: 0x078fd037: mode: S: chkproc: U3700: rdproc: U301c: addr1: 0x3f4: addr2: 0x8fd0
|
||||
msr: 0x00000d10: desc: 0x078fc037: mode: S: chkproc: U3700: rdproc: U301c: addr1: 0x3f0: addr2: 0x8fc0
|
||||
msr: 0x00000d11: desc: 0x078fc437: mode: S: chkproc: U3700: rdproc: U301c: addr1: 0x3f1: addr2: 0x8fc4
|
||||
msr: 0x00000d12: desc: 0x078fc837: mode: S: chkproc: U3700: rdproc: U301c: addr1: 0x3f2: addr2: 0x8fc8
|
||||
msr: 0x00000d13: desc: 0x078fcc37: mode: S: chkproc: U3700: rdproc: U301c: addr1: 0x3f3: addr2: 0x8fcc
|
||||
msr: 0x00000d90: desc: 0x5f1c0637: mode: S: chkproc: U3740: rdproc: U317c: addr1: 0x701: addr2: 0x1c04
|
||||
msr: 0x00000da0: desc: 0x0c008fbb: mode: N: chkproc: U3770: rdproc: U3030: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0xc0000080: desc: 0x001ffc3b: mode: N: chkproc: U3700: rdproc: U3000: addr1: 0x7ff: addr2: 0x1ffc
|
||||
msr: 0xc0000081: desc: 0x0142043d: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x081: addr2: 0x4204
|
||||
msr: 0xc0000082: desc: 0x0102083d: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x082: addr2: 0x0208
|
||||
msr: 0xc0000083: desc: 0x01420c3d: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x083: addr2: 0x420c
|
||||
msr: 0xc0000084: desc: 0x014a1039: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x284: addr2: 0x4a10
|
||||
msr: 0xc0000100: desc: 0x0800483d: mode: N: chkproc: U3700: rdproc: U3020: addr1: 0x012: addr2: 0x0048
|
||||
msr: 0xc0000101: desc: 0x0900003d: mode: N: chkproc: U3700: rdproc: U3024: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0xc0000102: desc: 0x0100083d: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0xc0000103: desc: 0x01fc0c3b: mode: N: chkproc: U3700: rdproc: U3004: addr1: 0xf03: addr2: 0xfc0c
|
||||
330
misc/glm_msr_write_desc.txt
Normal file
330
misc/glm_msr_write_desc.txt
Normal file
@ -0,0 +1,330 @@
|
||||
msr: 0x00000000: desc: 0x878e0b3d: mode: N: chkproc: U37e0: wrproc: U321c: addr1: 0x382: addr2: 0x8e08
|
||||
msr: 0x00000001: desc: 0x878e073d: mode: N: chkproc: U37e0: wrproc: U321c: addr1: 0x381: addr2: 0x8e04
|
||||
msr: 0x00000006: desc: 0x8148183b: mode: N: chkproc: U3780: wrproc: U3204: addr1: 0x206: addr2: 0x4818
|
||||
msr: 0x00000010: desc: 0x9000ec3d: mode: N: chkproc: U3780: wrproc: U3240: addr1: 0x03b: addr2: 0x00ec
|
||||
msr: 0x0000001b: desc: 0x911eedff: mode: N: chkproc: U37b8: wrproc: U3244: addr1: 0x7bb: addr2: 0x1eec
|
||||
msr: 0x0000002e: desc: 0x92cb983b: mode: N: chkproc: U3780: wrproc: U3248: addr1: 0x2e6: addr2: 0xcb98
|
||||
msr: 0x00000033: desc: 0x9704143b: mode: N: chkproc: U3780: wrproc: U325c: addr1: 0x105: addr2: 0x0414
|
||||
msr: 0x00000034: desc: 0x8100d81b: mode: E: chkproc: U3780: wrproc: U3204: addr1: 0x036: addr2: 0x00d8
|
||||
msr: 0x0000003a: desc: 0x9400e83b: mode: N: chkproc: U3780: wrproc: U3250: addr1: 0x03a: addr2: 0x00e8
|
||||
msr: 0x0000003b: desc: 0x8200ec3d: mode: N: chkproc: U3780: wrproc: U3208: addr1: 0x03b: addr2: 0x00ec
|
||||
msr: 0x00000052: desc: 0x95008c33: mode: S: chkproc: U3780: wrproc: U3254: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x00000071: desc: 0x9800002d: mode: J: chkproc: U3780: wrproc: U3260: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000072: desc: 0x9900002d: mode: J: chkproc: U3780: wrproc: U3264: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000073: desc: 0x9a00002d: mode: J: chkproc: U3780: wrproc: U3268: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000074: desc: 0x9b00002d: mode: J: chkproc: U3780: wrproc: U326c: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000077: desc: 0x9c0000ab: mode: J: chkproc: U3790: wrproc: U3270: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000079: desc: 0x9e0000bd: mode: N: chkproc: U3790: wrproc: U3278: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000007a: desc: 0xa0008c33: mode: S: chkproc: U3780: wrproc: U3280: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x0000007d: desc: 0x8e00002d: mode: J: chkproc: U3780: wrproc: U3238: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000007e: desc: 0x8e00002d: mode: J: chkproc: U3780: wrproc: U3238: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000008b: desc: 0x9dfdc43f: mode: N: chkproc: U3780: wrproc: U3274: addr1: 0xf71: addr2: 0xfdc4
|
||||
msr: 0x0000009b: desc: 0x81422c33: mode: S: chkproc: U3780: wrproc: U3204: addr1: 0x08b: addr2: 0x422c
|
||||
msr: 0x000000c1: desc: 0xa29f80fd: mode: N: chkproc: U3798: wrproc: U3288: addr1: 0x7e0: addr2: 0x9f80
|
||||
msr: 0x000000c2: desc: 0xa28990fd: mode: N: chkproc: U3798: wrproc: U3288: addr1: 0x264: addr2: 0x8990
|
||||
msr: 0x000000c3: desc: 0xa289a0fd: mode: N: chkproc: U3798: wrproc: U3288: addr1: 0x268: addr2: 0x89a0
|
||||
msr: 0x000000c4: desc: 0xa2c9b0fd: mode: N: chkproc: U3798: wrproc: U3288: addr1: 0x26c: addr2: 0xc9b0
|
||||
msr: 0x000000e2: desc: 0xa301083b: mode: N: chkproc: U3780: wrproc: U328c: addr1: 0x042: addr2: 0x0108
|
||||
msr: 0x000000e4: desc: 0x8141103b: mode: N: chkproc: U3780: wrproc: U3204: addr1: 0x044: addr2: 0x4110
|
||||
msr: 0x000000e7: desc: 0x87c99c3d: mode: N: chkproc: U3780: wrproc: U321c: addr1: 0x267: addr2: 0xc99c
|
||||
msr: 0x000000e8: desc: 0x8789603d: mode: N: chkproc: U3780: wrproc: U321c: addr1: 0x258: addr2: 0x8960
|
||||
msr: 0x00000101: desc: 0x801e782b: mode: J: chkproc: U3780: wrproc: U3200: addr1: 0x79e: addr2: 0x1e78
|
||||
msr: 0x00000120: desc: 0xa4008c3b: mode: N: chkproc: U3780: wrproc: U3290: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x00000121: desc: 0x82022835: mode: S: chkproc: U3780: wrproc: U3208: addr1: 0x08a: addr2: 0x0228
|
||||
msr: 0x00000139: desc: 0xa6000033: mode: S: chkproc: U3780: wrproc: U3298: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x0000013c: desc: 0xa51c0433: mode: S: chkproc: U3780: wrproc: U3294: addr1: 0x701: addr2: 0x1c04
|
||||
msr: 0x00000140: desc: 0x8c008c3b: mode: N: chkproc: U3780: wrproc: U3230: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x0000015d: desc: 0xa9008c37: mode: S: chkproc: U3780: wrproc: U32a4: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x0000015e: desc: 0xa8008df7: mode: S: chkproc: U37b8: wrproc: U32a0: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x00000160: desc: 0x878b000d: mode: JE: chkproc: U3780: wrproc: U321c: addr1: 0x2c0: addr2: 0x8b00
|
||||
msr: 0x00000161: desc: 0x878b040d: mode: JE: chkproc: U3780: wrproc: U321c: addr1: 0x2c1: addr2: 0x8b04
|
||||
msr: 0x00000162: desc: 0x8201880d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x062: addr2: 0x0188
|
||||
msr: 0x00000163: desc: 0x82018c0d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x063: addr2: 0x018c
|
||||
msr: 0x00000164: desc: 0x8201900d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x064: addr2: 0x0190
|
||||
msr: 0x00000165: desc: 0x8201940d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x065: addr2: 0x0194
|
||||
msr: 0x00000166: desc: 0x8201980d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x066: addr2: 0x0198
|
||||
msr: 0x00000167: desc: 0x82019c0d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x067: addr2: 0x019c
|
||||
msr: 0x00000168: desc: 0x8201a00d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x068: addr2: 0x01a0
|
||||
msr: 0x00000169: desc: 0x8201a40d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x069: addr2: 0x01a4
|
||||
msr: 0x0000016a: desc: 0x8201a80d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x06a: addr2: 0x01a8
|
||||
msr: 0x0000016b: desc: 0x8201ac0d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x06b: addr2: 0x01ac
|
||||
msr: 0x0000016c: desc: 0x8201b00d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x06c: addr2: 0x01b0
|
||||
msr: 0x0000016d: desc: 0x8201b40d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x06d: addr2: 0x01b4
|
||||
msr: 0x0000016e: desc: 0x8201b80d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x06e: addr2: 0x01b8
|
||||
msr: 0x0000016f: desc: 0x8201bc0d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x06f: addr2: 0x01bc
|
||||
msr: 0x00000171: desc: 0x8101c40b: mode: JE: chkproc: U3780: wrproc: U3204: addr1: 0x071: addr2: 0x01c4
|
||||
msr: 0x00000172: desc: 0x8201c82d: mode: J: chkproc: U3780: wrproc: U3208: addr1: 0x072: addr2: 0x01c8
|
||||
msr: 0x00000174: desc: 0x8101d039: mode: N: chkproc: U3780: wrproc: U3204: addr1: 0x074: addr2: 0x01d0
|
||||
msr: 0x00000175: desc: 0x8201d57d: mode: N: chkproc: U37a8: wrproc: U3208: addr1: 0x075: addr2: 0x01d4
|
||||
msr: 0x00000176: desc: 0x8201d97d: mode: N: chkproc: U37a8: wrproc: U3208: addr1: 0x076: addr2: 0x01d8
|
||||
msr: 0x0000017a: desc: 0x8c008c3b: mode: N: chkproc: U3780: wrproc: U3230: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x0000017f: desc: 0xaa000833: mode: S: chkproc: U3780: wrproc: U32a8: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0x00000186: desc: 0x879e58fb: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x796: addr2: 0x9e58
|
||||
msr: 0x00000187: desc: 0x87de5cfb: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x797: addr2: 0xde5c
|
||||
msr: 0x00000188: desc: 0x879e60fb: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x798: addr2: 0x9e60
|
||||
msr: 0x00000189: desc: 0x87de64fb: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x799: addr2: 0xde64
|
||||
msr: 0x00000199: desc: 0xab414437: mode: S: chkproc: U3780: wrproc: U32ac: addr1: 0x051: addr2: 0x4144
|
||||
msr: 0x0000019a: desc: 0xe646b93b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x1ae: addr2: 0x46b8
|
||||
msr: 0x0000019b: desc: 0xe6482d3b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x20b: addr2: 0x482c
|
||||
msr: 0x0000019c: desc: 0xe648293b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x20a: addr2: 0x4828
|
||||
msr: 0x000001a0: desc: 0xac01043f: mode: N: chkproc: U3780: wrproc: U32b0: addr1: 0x041: addr2: 0x0104
|
||||
msr: 0x000001a2: desc: 0xec47493b: mode: N: chkproc: U37a0: wrproc: U33b0: addr1: 0x1d2: addr2: 0x4748
|
||||
msr: 0x000001a4: desc: 0xad04143b: mode: N: chkproc: U3780: wrproc: U32b4: addr1: 0x105: addr2: 0x0414
|
||||
msr: 0x000001a6: desc: 0x878898ff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x226: addr2: 0x8898
|
||||
msr: 0x000001a7: desc: 0x87889cff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x227: addr2: 0x889c
|
||||
msr: 0x000001a8: desc: 0x8c008c3b: mode: N: chkproc: U3780: wrproc: U3230: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x000001aa: desc: 0xae00c03b: mode: N: chkproc: U3780: wrproc: U32b8: addr1: 0x030: addr2: 0x00c0
|
||||
msr: 0x000001ad: desc: 0xe647693d: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x1da: addr2: 0x4768
|
||||
msr: 0x000001ae: desc: 0xe647713d: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x1dc: addr2: 0x4770
|
||||
msr: 0x000001b0: desc: 0xaf46bc3b: mode: N: chkproc: U3780: wrproc: U32bc: addr1: 0x1af: addr2: 0x46bc
|
||||
msr: 0x000001b1: desc: 0xe649f13b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x27c: addr2: 0x49f0
|
||||
msr: 0x000001b2: desc: 0xe649f53b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x27d: addr2: 0x49f4
|
||||
msr: 0x000001c8: desc: 0x8000543b: mode: N: chkproc: U3780: wrproc: U3200: addr1: 0x015: addr2: 0x0054
|
||||
msr: 0x000001c9: desc: 0x8000267b: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x009: addr2: 0x0024
|
||||
msr: 0x000001d9: desc: 0xb19fe43b: mode: N: chkproc: U3780: wrproc: U32c4: addr1: 0x7f9: addr2: 0x9fe4
|
||||
msr: 0x000001dd: desc: 0x8201763d: mode: N: chkproc: U37c0: wrproc: U3208: addr1: 0x05d: addr2: 0x0174
|
||||
msr: 0x000001de: desc: 0x82017a7d: mode: N: chkproc: U37c8: wrproc: U3208: addr1: 0x05e: addr2: 0x0178
|
||||
msr: 0x000001df: desc: 0x878b7c0d: mode: JE: chkproc: U3780: wrproc: U321c: addr1: 0x2df: addr2: 0x8b7c
|
||||
msr: 0x000001e3: desc: 0x8c008c33: mode: S: chkproc: U3780: wrproc: U3230: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x000001e4: desc: 0xb200003b: mode: N: chkproc: U3780: wrproc: U32c8: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x000001e6: desc: 0xb38b9bbb: mode: N: chkproc: U37f0: wrproc: U32cc: addr1: 0x2e6: addr2: 0x8b98
|
||||
msr: 0x000001f2: desc: 0xb415c8b3: mode: S: chkproc: U3790: wrproc: U32d0: addr1: 0x572: addr2: 0x15c8
|
||||
msr: 0x000001f3: desc: 0xb515ccb3: mode: S: chkproc: U3790: wrproc: U32d4: addr1: 0x573: addr2: 0x15cc
|
||||
msr: 0x000001f4: desc: 0xb615d2b7: mode: S: chkproc: U37d0: wrproc: U32d8: addr1: 0x574: addr2: 0x15d0
|
||||
msr: 0x000001f5: desc: 0xb615d6b7: mode: S: chkproc: U37d0: wrproc: U32d8: addr1: 0x575: addr2: 0x15d4
|
||||
msr: 0x000001fc: desc: 0xb747f03b: mode: N: chkproc: U3780: wrproc: U32dc: addr1: 0x1fc: addr2: 0x47f0
|
||||
msr: 0x00000200: desc: 0xb81402bf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x500: addr2: 0x1400
|
||||
msr: 0x00000201: desc: 0xba1406ff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x501: addr2: 0x1404
|
||||
msr: 0x00000202: desc: 0xb8140abf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x502: addr2: 0x1408
|
||||
msr: 0x00000203: desc: 0xba140eff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x503: addr2: 0x140c
|
||||
msr: 0x00000204: desc: 0xb85412bf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x504: addr2: 0x5410
|
||||
msr: 0x00000205: desc: 0xba5416ff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x505: addr2: 0x5414
|
||||
msr: 0x00000206: desc: 0xb8541abf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x506: addr2: 0x5418
|
||||
msr: 0x00000207: desc: 0xba541eff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x507: addr2: 0x541c
|
||||
msr: 0x00000208: desc: 0xb85422bf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x508: addr2: 0x5420
|
||||
msr: 0x00000209: desc: 0xba5426ff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x509: addr2: 0x5424
|
||||
msr: 0x0000020a: desc: 0xb8542abf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x50a: addr2: 0x5428
|
||||
msr: 0x0000020b: desc: 0xba542eff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x50b: addr2: 0x542c
|
||||
msr: 0x0000020c: desc: 0xb85432bf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x50c: addr2: 0x5430
|
||||
msr: 0x0000020d: desc: 0xba5436ff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x50d: addr2: 0x5434
|
||||
msr: 0x0000020e: desc: 0xb8543abf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x50e: addr2: 0x5438
|
||||
msr: 0x0000020f: desc: 0xba543eff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x50f: addr2: 0x543c
|
||||
msr: 0x00000210: desc: 0xb81482bf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x520: addr2: 0x1480
|
||||
msr: 0x00000211: desc: 0xba1486ff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x521: addr2: 0x1484
|
||||
msr: 0x00000212: desc: 0xb8148abf: mode: N: chkproc: U37d0: wrproc: U32e0: addr1: 0x522: addr2: 0x1488
|
||||
msr: 0x00000213: desc: 0xba148eff: mode: N: chkproc: U37d8: wrproc: U32e8: addr1: 0x523: addr2: 0x148c
|
||||
msr: 0x00000250: desc: 0xbb1540bf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x550: addr2: 0x1540
|
||||
msr: 0x00000258: desc: 0xbb1560bf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x558: addr2: 0x1560
|
||||
msr: 0x00000259: desc: 0xbb1564bf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x559: addr2: 0x1564
|
||||
msr: 0x00000268: desc: 0xbb55a0bf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x568: addr2: 0x55a0
|
||||
msr: 0x00000269: desc: 0xbb55a4bf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x569: addr2: 0x55a4
|
||||
msr: 0x0000026a: desc: 0xbb55a8bf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x56a: addr2: 0x55a8
|
||||
msr: 0x0000026b: desc: 0xbb55acbf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x56b: addr2: 0x55ac
|
||||
msr: 0x0000026c: desc: 0xbb55b0bf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x56c: addr2: 0x55b0
|
||||
msr: 0x0000026d: desc: 0xbb55b4bf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x56d: addr2: 0x55b4
|
||||
msr: 0x0000026e: desc: 0xbb55b8bf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x56e: addr2: 0x55b8
|
||||
msr: 0x0000026f: desc: 0xbb55bcbf: mode: N: chkproc: U3790: wrproc: U32ec: addr1: 0x56f: addr2: 0x55bc
|
||||
msr: 0x00000277: desc: 0xbc15dcbf: mode: N: chkproc: U3790: wrproc: U32f0: addr1: 0x577: addr2: 0x15dc
|
||||
msr: 0x00000280: desc: 0xe100003b: mode: N: chkproc: U3780: wrproc: U3384: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000281: desc: 0x87ce477b: mode: N: chkproc: U37e8: wrproc: U321c: addr1: 0x391: addr2: 0xce44
|
||||
msr: 0x00000282: desc: 0x8018437b: mode: N: chkproc: U37e8: wrproc: U3200: addr1: 0x610: addr2: 0x1840
|
||||
msr: 0x00000283: desc: 0xe140043b: mode: N: chkproc: U3780: wrproc: U3384: addr1: 0x001: addr2: 0x4004
|
||||
msr: 0x000002e0: desc: 0xbd008cbb: mode: N: chkproc: U3790: wrproc: U32f4: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0x000002ff: desc: 0xbe15fcbb: mode: N: chkproc: U3790: wrproc: U32f8: addr1: 0x57f: addr2: 0x15fc
|
||||
msr: 0x00000300: desc: 0xc050a015: mode: SE: chkproc: U3780: wrproc: U3300: addr1: 0x428: addr2: 0x50a0
|
||||
msr: 0x00000301: desc: 0xc050a815: mode: SE: chkproc: U3780: wrproc: U3300: addr1: 0x42a: addr2: 0x50a8
|
||||
msr: 0x00000309: desc: 0x878984ff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x261: addr2: 0x8984
|
||||
msr: 0x0000030a: desc: 0x878994ff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x265: addr2: 0x8994
|
||||
msr: 0x0000030b: desc: 0x8789a4ff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x269: addr2: 0x89a4
|
||||
msr: 0x0000038d: desc: 0x87c834fb: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x20d: addr2: 0xc834
|
||||
msr: 0x0000038f: desc: 0x87c83cff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x20f: addr2: 0xc83c
|
||||
msr: 0x00000390: desc: 0x8688403f: mode: N: chkproc: U3780: wrproc: U3218: addr1: 0x210: addr2: 0x8840
|
||||
msr: 0x00000391: desc: 0x87c844ff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x211: addr2: 0xc844
|
||||
msr: 0x000003f1: desc: 0x801fc4fb: mode: N: chkproc: U3798: wrproc: U3200: addr1: 0x7f1: addr2: 0x1fc4
|
||||
msr: 0x00000400: desc: 0xc18e0039: mode: N: chkproc: U3780: wrproc: U3304: addr1: 0x380: addr2: 0x8e00
|
||||
msr: 0x00000401: desc: 0x878e073d: mode: N: chkproc: U37e0: wrproc: U321c: addr1: 0x381: addr2: 0x8e04
|
||||
msr: 0x00000402: desc: 0x878e0b3d: mode: N: chkproc: U37e0: wrproc: U321c: addr1: 0x382: addr2: 0x8e08
|
||||
msr: 0x00000404: desc: 0xc1ce1039: mode: N: chkproc: U3780: wrproc: U3304: addr1: 0x384: addr2: 0xce10
|
||||
msr: 0x00000405: desc: 0x87ce173d: mode: N: chkproc: U37e0: wrproc: U321c: addr1: 0x385: addr2: 0xce14
|
||||
msr: 0x00000406: desc: 0x87ce1b3d: mode: N: chkproc: U37e0: wrproc: U321c: addr1: 0x386: addr2: 0xce18
|
||||
msr: 0x00000408: desc: 0xc2182039: mode: N: chkproc: U3780: wrproc: U3308: addr1: 0x608: addr2: 0x1820
|
||||
msr: 0x00000409: desc: 0x8018273d: mode: N: chkproc: U37e0: wrproc: U3200: addr1: 0x609: addr2: 0x1824
|
||||
msr: 0x0000040a: desc: 0x80182b3d: mode: N: chkproc: U37e0: wrproc: U3200: addr1: 0x60a: addr2: 0x1828
|
||||
msr: 0x0000040c: desc: 0xc2443039: mode: N: chkproc: U3780: wrproc: U3308: addr1: 0x10c: addr2: 0x4430
|
||||
msr: 0x0000040d: desc: 0x8044373d: mode: N: chkproc: U37e0: wrproc: U3200: addr1: 0x10d: addr2: 0x4434
|
||||
msr: 0x0000040e: desc: 0x80443b3d: mode: N: chkproc: U37e0: wrproc: U3200: addr1: 0x10e: addr2: 0x4438
|
||||
msr: 0x000004c1: desc: 0x879f80ff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x7e0: addr2: 0x9f80
|
||||
msr: 0x000004c2: desc: 0x878990ff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x264: addr2: 0x8990
|
||||
msr: 0x000004c3: desc: 0x8789a0ff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x268: addr2: 0x89a0
|
||||
msr: 0x000004c4: desc: 0x87c9b0ff: mode: N: chkproc: U3798: wrproc: U321c: addr1: 0x26c: addr2: 0xc9b0
|
||||
msr: 0x000004e0: desc: 0xc350d433: mode: S: chkproc: U3780: wrproc: U330c: addr1: 0x435: addr2: 0x50d4
|
||||
msr: 0x000004e9: desc: 0x8201641d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x059: addr2: 0x0164
|
||||
msr: 0x000004f0: desc: 0x8001c01b: mode: E: chkproc: U3780: wrproc: U3200: addr1: 0x070: addr2: 0x01c0
|
||||
msr: 0x00000503: desc: 0xc4000c3b: mode: N: chkproc: U3780: wrproc: U3310: addr1: 0x003: addr2: 0x000c
|
||||
msr: 0x00000504: desc: 0x8200100d: mode: JE: chkproc: U3780: wrproc: U3208: addr1: 0x004: addr2: 0x0010
|
||||
msr: 0x00000505: desc: 0x8100140b: mode: JE: chkproc: U3780: wrproc: U3204: addr1: 0x005: addr2: 0x0014
|
||||
msr: 0x00000508: desc: 0x9600002d: mode: J: chkproc: U3780: wrproc: U3258: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000510: desc: 0x8014700f: mode: JE: chkproc: U3780: wrproc: U3200: addr1: 0x51c: addr2: 0x1470
|
||||
msr: 0x00000511: desc: 0x8102302b: mode: J: chkproc: U3780: wrproc: U3204: addr1: 0x08c: addr2: 0x0230
|
||||
msr: 0x00000512: desc: 0xbf00482b: mode: J: chkproc: U3780: wrproc: U32fc: addr1: 0x012: addr2: 0x0048
|
||||
msr: 0x00000513: desc: 0x81004c2b: mode: J: chkproc: U3780: wrproc: U3204: addr1: 0x013: addr2: 0x004c
|
||||
msr: 0x00000560: desc: 0xc60405f7: mode: S: chkproc: U37b8: wrproc: U3318: addr1: 0x101: addr2: 0x0404
|
||||
msr: 0x00000561: desc: 0xc6040835: mode: S: chkproc: U3780: wrproc: U3318: addr1: 0x102: addr2: 0x0408
|
||||
msr: 0x00000570: desc: 0xc71fc037: mode: S: chkproc: U3780: wrproc: U331c: addr1: 0x7f0: addr2: 0x1fc0
|
||||
msr: 0x00000571: desc: 0xc602c437: mode: S: chkproc: U3780: wrproc: U3318: addr1: 0x0b1: addr2: 0x02c4
|
||||
msr: 0x00000572: desc: 0xc5f94837: mode: S: chkproc: U3780: wrproc: U3314: addr1: 0xe52: addr2: 0xf948
|
||||
msr: 0x00000580: desc: 0xc6020175: mode: S: chkproc: U37a8: wrproc: U3318: addr1: 0x080: addr2: 0x0200
|
||||
msr: 0x00000581: desc: 0xc6420575: mode: S: chkproc: U37a8: wrproc: U3318: addr1: 0x081: addr2: 0x4204
|
||||
msr: 0x00000582: desc: 0xc6020975: mode: S: chkproc: U37a8: wrproc: U3318: addr1: 0x082: addr2: 0x0208
|
||||
msr: 0x00000583: desc: 0xc6420d75: mode: S: chkproc: U37a8: wrproc: U3318: addr1: 0x083: addr2: 0x420c
|
||||
msr: 0x00000600: desc: 0x8201817d: mode: N: chkproc: U37a8: wrproc: U3208: addr1: 0x060: addr2: 0x0180
|
||||
msr: 0x00000609: desc: 0xe140203b: mode: N: chkproc: U3780: wrproc: U3384: addr1: 0x008: addr2: 0x4020
|
||||
msr: 0x0000060a: desc: 0xe648a93b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x22a: addr2: 0x48a8
|
||||
msr: 0x0000060b: desc: 0xe648ad3b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x22b: addr2: 0x48ac
|
||||
msr: 0x0000060c: desc: 0xe648b13b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x22c: addr2: 0x48b0
|
||||
msr: 0x00000610: desc: 0xe647813f: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x1e0: addr2: 0x4780
|
||||
msr: 0x00000615: desc: 0xe647913f: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x1e4: addr2: 0x4790
|
||||
msr: 0x00000618: desc: 0xe647613f: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x1d8: addr2: 0x4760
|
||||
msr: 0x00000633: desc: 0xe648b53b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x22d: addr2: 0x48b4
|
||||
msr: 0x00000634: desc: 0xe648b93b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x22e: addr2: 0x48b8
|
||||
msr: 0x00000635: desc: 0xe648bd3b: mode: N: chkproc: U37a0: wrproc: U3398: addr1: 0x22f: addr2: 0x48bc
|
||||
msr: 0x00000680: desc: 0x8000823d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x020: addr2: 0x0080
|
||||
msr: 0x00000681: desc: 0x8040863d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x021: addr2: 0x4084
|
||||
msr: 0x00000682: desc: 0x80008a3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x022: addr2: 0x0088
|
||||
msr: 0x00000683: desc: 0x80408e3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x023: addr2: 0x408c
|
||||
msr: 0x00000684: desc: 0x8040923d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x024: addr2: 0x4090
|
||||
msr: 0x00000685: desc: 0x8040963d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x025: addr2: 0x4094
|
||||
msr: 0x00000686: desc: 0x80409a3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x026: addr2: 0x4098
|
||||
msr: 0x00000687: desc: 0x80409e3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x027: addr2: 0x409c
|
||||
msr: 0x00000688: desc: 0x8040a23d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x028: addr2: 0x40a0
|
||||
msr: 0x00000689: desc: 0x8040a63d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x029: addr2: 0x40a4
|
||||
msr: 0x0000068a: desc: 0x8040aa3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x02a: addr2: 0x40a8
|
||||
msr: 0x0000068b: desc: 0x8040ae3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x02b: addr2: 0x40ac
|
||||
msr: 0x0000068c: desc: 0x8040b23d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x02c: addr2: 0x40b0
|
||||
msr: 0x0000068d: desc: 0x8040b63d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x02d: addr2: 0x40b4
|
||||
msr: 0x0000068e: desc: 0x8040ba3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x02e: addr2: 0x40b8
|
||||
msr: 0x0000068f: desc: 0x8040be3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x02f: addr2: 0x40bc
|
||||
msr: 0x00000690: desc: 0x8000c23d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x030: addr2: 0x00c0
|
||||
msr: 0x00000691: desc: 0x8040c63d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x031: addr2: 0x40c4
|
||||
msr: 0x00000692: desc: 0x8000ca3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x032: addr2: 0x00c8
|
||||
msr: 0x00000693: desc: 0x8040ce3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x033: addr2: 0x40cc
|
||||
msr: 0x00000694: desc: 0x8000d23d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x034: addr2: 0x00d0
|
||||
msr: 0x00000695: desc: 0x8040d63d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x035: addr2: 0x40d4
|
||||
msr: 0x00000696: desc: 0x8000da3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x036: addr2: 0x00d8
|
||||
msr: 0x00000697: desc: 0x8040de3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x037: addr2: 0x40dc
|
||||
msr: 0x00000698: desc: 0x8000e23d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x038: addr2: 0x00e0
|
||||
msr: 0x00000699: desc: 0x8040e63d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x039: addr2: 0x40e4
|
||||
msr: 0x0000069a: desc: 0x8000ea3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x03a: addr2: 0x00e8
|
||||
msr: 0x0000069b: desc: 0x8040ee3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x03b: addr2: 0x40ec
|
||||
msr: 0x0000069c: desc: 0x8000f23d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x03c: addr2: 0x00f0
|
||||
msr: 0x0000069d: desc: 0x8040f63d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x03d: addr2: 0x40f4
|
||||
msr: 0x0000069e: desc: 0x8000fa3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x03e: addr2: 0x00f8
|
||||
msr: 0x0000069f: desc: 0x8040fe3d: mode: N: chkproc: U37c0: wrproc: U3200: addr1: 0x03f: addr2: 0x40fc
|
||||
msr: 0x000006c0: desc: 0x8001027d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x040: addr2: 0x0100
|
||||
msr: 0x000006c1: desc: 0x8001067d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x041: addr2: 0x0104
|
||||
msr: 0x000006c2: desc: 0x80010a7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x042: addr2: 0x0108
|
||||
msr: 0x000006c3: desc: 0x80010e7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x043: addr2: 0x010c
|
||||
msr: 0x000006c4: desc: 0x8041127d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x044: addr2: 0x4110
|
||||
msr: 0x000006c5: desc: 0x8041167d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x045: addr2: 0x4114
|
||||
msr: 0x000006c6: desc: 0x80411a7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x046: addr2: 0x4118
|
||||
msr: 0x000006c7: desc: 0x80411e7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x047: addr2: 0x411c
|
||||
msr: 0x000006c8: desc: 0x8041227d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x048: addr2: 0x4120
|
||||
msr: 0x000006c9: desc: 0x8041267d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x049: addr2: 0x4124
|
||||
msr: 0x000006ca: desc: 0x80412a7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x04a: addr2: 0x4128
|
||||
msr: 0x000006cb: desc: 0x80412e7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x04b: addr2: 0x412c
|
||||
msr: 0x000006cc: desc: 0x8041327d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x04c: addr2: 0x4130
|
||||
msr: 0x000006cd: desc: 0x8041367d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x04d: addr2: 0x4134
|
||||
msr: 0x000006ce: desc: 0x80413a7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x04e: addr2: 0x4138
|
||||
msr: 0x000006cf: desc: 0x80413e7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x04f: addr2: 0x413c
|
||||
msr: 0x000006d0: desc: 0x8001427d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x050: addr2: 0x0140
|
||||
msr: 0x000006d1: desc: 0x8001467d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x051: addr2: 0x0144
|
||||
msr: 0x000006d2: desc: 0x80014a7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x052: addr2: 0x0148
|
||||
msr: 0x000006d3: desc: 0x80014e7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x053: addr2: 0x014c
|
||||
msr: 0x000006d4: desc: 0x8001527d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x054: addr2: 0x0150
|
||||
msr: 0x000006d5: desc: 0x8001567d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x055: addr2: 0x0154
|
||||
msr: 0x000006d6: desc: 0x80015a7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x056: addr2: 0x0158
|
||||
msr: 0x000006d7: desc: 0x80015e7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x057: addr2: 0x015c
|
||||
msr: 0x000006d8: desc: 0x8001627d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x058: addr2: 0x0160
|
||||
msr: 0x000006d9: desc: 0x8001667d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x059: addr2: 0x0164
|
||||
msr: 0x000006da: desc: 0x80016a7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x05a: addr2: 0x0168
|
||||
msr: 0x000006db: desc: 0x80016e7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x05b: addr2: 0x016c
|
||||
msr: 0x000006dc: desc: 0x8001727d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x05c: addr2: 0x0170
|
||||
msr: 0x000006dd: desc: 0x8001767d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x05d: addr2: 0x0174
|
||||
msr: 0x000006de: desc: 0x80017a7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x05e: addr2: 0x0178
|
||||
msr: 0x000006df: desc: 0x80017e7d: mode: N: chkproc: U37c8: wrproc: U3200: addr1: 0x05f: addr2: 0x017c
|
||||
msr: 0x000006e0: desc: 0x8b00743d: mode: N: chkproc: U3780: wrproc: U322c: addr1: 0x01d: addr2: 0x0074
|
||||
msr: 0x00000808: desc: 0xc88a203b: mode: N: chkproc: U3780: wrproc: U3320: addr1: 0x288: addr2: 0x8a20
|
||||
msr: 0x0000080b: desc: 0xca8a2c3b: mode: N: chkproc: U3780: wrproc: U3328: addr1: 0x28b: addr2: 0x8a2c
|
||||
msr: 0x0000080f: desc: 0x878a3dbb: mode: N: chkproc: U37b0: wrproc: U321c: addr1: 0x28f: addr2: 0x8a3c
|
||||
msr: 0x00000828: desc: 0x878b95bb: mode: N: chkproc: U37b0: wrproc: U321c: addr1: 0x2e5: addr2: 0x8b94
|
||||
msr: 0x0000082f: desc: 0x878ba1bb: mode: N: chkproc: U37b0: wrproc: U321c: addr1: 0x2e8: addr2: 0x8ba0
|
||||
msr: 0x00000830: desc: 0xcc8b9dbf: mode: N: chkproc: U37b0: wrproc: U3330: addr1: 0x2e7: addr2: 0x8b9c
|
||||
msr: 0x00000832: desc: 0x878ac9bb: mode: N: chkproc: U37b0: wrproc: U321c: addr1: 0x2b2: addr2: 0x8ac8
|
||||
msr: 0x00000833: desc: 0x878acdbb: mode: N: chkproc: U37b0: wrproc: U321c: addr1: 0x2b3: addr2: 0x8acc
|
||||
msr: 0x00000834: desc: 0x878ad1bb: mode: N: chkproc: U37b0: wrproc: U321c: addr1: 0x2b4: addr2: 0x8ad0
|
||||
msr: 0x00000835: desc: 0x878ad5bb: mode: N: chkproc: U37b0: wrproc: U321c: addr1: 0x2b5: addr2: 0x8ad4
|
||||
msr: 0x00000836: desc: 0x878ad9bb: mode: N: chkproc: U37b0: wrproc: U321c: addr1: 0x2b6: addr2: 0x8ad8
|
||||
msr: 0x00000837: desc: 0x878addbb: mode: N: chkproc: U37b0: wrproc: U321c: addr1: 0x2b7: addr2: 0x8adc
|
||||
msr: 0x00000838: desc: 0xcd8ae1bb: mode: N: chkproc: U37b0: wrproc: U3334: addr1: 0x2b8: addr2: 0x8ae0
|
||||
msr: 0x0000083e: desc: 0xcd8af9bb: mode: N: chkproc: U37b0: wrproc: U3334: addr1: 0x2be: addr2: 0x8af8
|
||||
msr: 0x0000083f: desc: 0xce8afc3b: mode: N: chkproc: U3780: wrproc: U3338: addr1: 0x2bf: addr2: 0x8afc
|
||||
msr: 0x00000900: desc: 0x82016c1f: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x05b: addr2: 0x016c
|
||||
msr: 0x00000902: desc: 0x8000701b: mode: E: chkproc: U3780: wrproc: U3200: addr1: 0x01c: addr2: 0x0070
|
||||
msr: 0x00000903: desc: 0xd000f019: mode: E: chkproc: U3780: wrproc: U3340: addr1: 0x03c: addr2: 0x00f0
|
||||
msr: 0x00000904: desc: 0x8d1b0c1d: mode: E: chkproc: U3780: wrproc: U3234: addr1: 0x6c3: addr2: 0x1b0c
|
||||
msr: 0x00000905: desc: 0x820a141d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x285: addr2: 0x0a14
|
||||
msr: 0x00000906: desc: 0x820a181d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x286: addr2: 0x0a18
|
||||
msr: 0x00000908: desc: 0xd124141d: mode: E: chkproc: U3780: wrproc: U3344: addr1: 0x905: addr2: 0x2414
|
||||
msr: 0x00000909: desc: 0x8220241d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x809: addr2: 0x2024
|
||||
msr: 0x0000090a: desc: 0x8220281d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x80a: addr2: 0x2028
|
||||
msr: 0x0000090b: desc: 0x82202c1d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x80b: addr2: 0x202c
|
||||
msr: 0x0000090d: desc: 0xd302141d: mode: E: chkproc: U3780: wrproc: U334c: addr1: 0x085: addr2: 0x0214
|
||||
msr: 0x0000091b: desc: 0x82006c1d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x01b: addr2: 0x006c
|
||||
msr: 0x00000922: desc: 0xd200001f: mode: E: chkproc: U3780: wrproc: U3348: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000924: desc: 0x8100901b: mode: E: chkproc: U3780: wrproc: U3204: addr1: 0x024: addr2: 0x0090
|
||||
msr: 0x00000926: desc: 0xd68a7c1f: mode: E: chkproc: U3780: wrproc: U3358: addr1: 0x29f: addr2: 0x8a7c
|
||||
msr: 0x00000927: desc: 0xd78a781f: mode: E: chkproc: U3780: wrproc: U335c: addr1: 0x29e: addr2: 0x8a78
|
||||
msr: 0x00000933: desc: 0x8200cc1d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x033: addr2: 0x00cc
|
||||
msr: 0x00000934: desc: 0x8100d01b: mode: E: chkproc: U3780: wrproc: U3204: addr1: 0x034: addr2: 0x00d0
|
||||
msr: 0x00000937: desc: 0x878bdc1b: mode: E: chkproc: U3780: wrproc: U321c: addr1: 0x2f7: addr2: 0x8bdc
|
||||
msr: 0x00000938: desc: 0x878be01b: mode: E: chkproc: U3780: wrproc: U321c: addr1: 0x2f8: addr2: 0x8be0
|
||||
msr: 0x00000939: desc: 0x8100e41b: mode: E: chkproc: U3780: wrproc: U3204: addr1: 0x039: addr2: 0x00e4
|
||||
msr: 0x0000093a: desc: 0xe1f9fc1d: mode: E: chkproc: U3780: wrproc: U3384: addr1: 0xe7f: addr2: 0xf9fc
|
||||
msr: 0x0000093d: desc: 0xd400041b: mode: E: chkproc: U3780: wrproc: U3350: addr1: 0x001: addr2: 0x0004
|
||||
msr: 0x0000093e: desc: 0x8200f81d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x03e: addr2: 0x00f8
|
||||
msr: 0x00000940: desc: 0x8015001d: mode: E: chkproc: U3780: wrproc: U3200: addr1: 0x540: addr2: 0x1500
|
||||
msr: 0x00000941: desc: 0x8015041d: mode: E: chkproc: U3780: wrproc: U3200: addr1: 0x541: addr2: 0x1504
|
||||
msr: 0x00000942: desc: 0x8015081d: mode: E: chkproc: U3780: wrproc: U3200: addr1: 0x542: addr2: 0x1508
|
||||
msr: 0x00000943: desc: 0x80150c1d: mode: E: chkproc: U3780: wrproc: U3200: addr1: 0x543: addr2: 0x150c
|
||||
msr: 0x00000949: desc: 0x8201241d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x049: addr2: 0x0124
|
||||
msr: 0x0000094a: desc: 0x8014781d: mode: E: chkproc: U3780: wrproc: U3200: addr1: 0x51e: addr2: 0x1478
|
||||
msr: 0x0000094c: desc: 0x8201301d: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0x04c: addr2: 0x0130
|
||||
msr: 0x00000950: desc: 0xda00001b: mode: E: chkproc: U3780: wrproc: U3368: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0x00000951: desc: 0xd8003c1b: mode: E: chkproc: U3780: wrproc: U3360: addr1: 0x00f: addr2: 0x003c
|
||||
msr: 0x00000953: desc: 0x8d04141b: mode: E: chkproc: U3780: wrproc: U3234: addr1: 0x105: addr2: 0x0414
|
||||
msr: 0x00000955: desc: 0x8015549f: mode: E: chkproc: U3790: wrproc: U3200: addr1: 0x555: addr2: 0x1554
|
||||
msr: 0x00000956: desc: 0x8015589f: mode: E: chkproc: U3790: wrproc: U3200: addr1: 0x556: addr2: 0x1558
|
||||
msr: 0x00000957: desc: 0xdb155c9f: mode: E: chkproc: U3790: wrproc: U336c: addr1: 0x557: addr2: 0x155c
|
||||
msr: 0x00000958: desc: 0x82fd601f: mode: E: chkproc: U3780: wrproc: U3208: addr1: 0xf58: addr2: 0xfd60
|
||||
msr: 0x00000959: desc: 0xdc14649b: mode: E: chkproc: U3790: wrproc: U3370: addr1: 0x519: addr2: 0x1464
|
||||
msr: 0x0000095e: desc: 0x801fb81b: mode: E: chkproc: U3780: wrproc: U3200: addr1: 0x7ee: addr2: 0x1fb8
|
||||
msr: 0x0000095f: desc: 0x801fbc1b: mode: E: chkproc: U3780: wrproc: U3200: addr1: 0x7ef: addr2: 0x1fbc
|
||||
msr: 0x00000964: desc: 0xdb15909f: mode: E: chkproc: U3790: wrproc: U336c: addr1: 0x564: addr2: 0x1590
|
||||
msr: 0x00000965: desc: 0xdb15949f: mode: E: chkproc: U3790: wrproc: U336c: addr1: 0x565: addr2: 0x1594
|
||||
msr: 0x0000096a: desc: 0xdd4ce01d: mode: E: chkproc: U3780: wrproc: U3374: addr1: 0x338: addr2: 0x4ce0
|
||||
msr: 0x00000c8f: desc: 0x878fd037: mode: S: chkproc: U3780: wrproc: U321c: addr1: 0x3f4: addr2: 0x8fd0
|
||||
msr: 0x00000d10: desc: 0xde8fc037: mode: S: chkproc: U3780: wrproc: U3378: addr1: 0x3f0: addr2: 0x8fc0
|
||||
msr: 0x00000d11: desc: 0xde8fc437: mode: S: chkproc: U3780: wrproc: U3378: addr1: 0x3f1: addr2: 0x8fc4
|
||||
msr: 0x00000d12: desc: 0xde8fc837: mode: S: chkproc: U3780: wrproc: U3378: addr1: 0x3f2: addr2: 0x8fc8
|
||||
msr: 0x00000d13: desc: 0xde8fcc37: mode: S: chkproc: U3780: wrproc: U3378: addr1: 0x3f3: addr2: 0x8fcc
|
||||
msr: 0x00000d90: desc: 0xdf7c0577: mode: S: chkproc: U37a8: wrproc: U337c: addr1: 0xf01: addr2: 0x7c04
|
||||
msr: 0x00000da0: desc: 0x8f008c3b: mode: N: chkproc: U3780: wrproc: U323c: addr1: 0x023: addr2: 0x008c
|
||||
msr: 0xc0000080: desc: 0x8a1ffcbb: mode: N: chkproc: U3790: wrproc: U3228: addr1: 0x7ff: addr2: 0x1ffc
|
||||
msr: 0xc0000081: desc: 0x8242043d: mode: N: chkproc: U3780: wrproc: U3208: addr1: 0x081: addr2: 0x4204
|
||||
msr: 0xc0000082: desc: 0x8202097d: mode: N: chkproc: U37a8: wrproc: U3208: addr1: 0x082: addr2: 0x0208
|
||||
msr: 0xc0000083: desc: 0x82420d7d: mode: N: chkproc: U37a8: wrproc: U3208: addr1: 0x083: addr2: 0x420c
|
||||
msr: 0xc0000084: desc: 0x814a1039: mode: N: chkproc: U3780: wrproc: U3204: addr1: 0x284: addr2: 0x4a10
|
||||
msr: 0xc0000100: desc: 0x8800017d: mode: N: chkproc: U37a8: wrproc: U3220: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0xc0000101: desc: 0x8900017d: mode: N: chkproc: U37a8: wrproc: U3224: addr1: 0x000: addr2: 0x0000
|
||||
msr: 0xc0000102: desc: 0x8200097d: mode: N: chkproc: U37a8: wrproc: U3208: addr1: 0x002: addr2: 0x0008
|
||||
msr: 0xc0000103: desc: 0x81fc0c3b: mode: N: chkproc: U3780: wrproc: U3204: addr1: 0xf03: addr2: 0xfc0c
|
||||
8193
ucode/ms_array0.txt
Normal file
8193
ucode/ms_array0.txt
Normal file
File diff suppressed because it is too large
Load Diff
8193
ucode/ms_array1.txt
Normal file
8193
ucode/ms_array1.txt
Normal file
File diff suppressed because it is too large
Load Diff
33
ucode/ms_array2.txt
Normal file
33
ucode/ms_array2.txt
Normal file
@ -0,0 +1,33 @@
|
||||
array 10:
|
||||
0000: 0000070000ce 000018201a50 000018201a50 0000384c0600
|
||||
0004: 000021a04800 000011a83400 00002460d200 000031fce000
|
||||
0008: 0000085c6640 000028fc6192 000035763040 000012b39951
|
||||
000c: 000021a03110 000011a9ad40 00000198b400 000021fce040
|
||||
0010: 000004a83a00 0000300000c0 000023204080 0000285b9640
|
||||
0014: 000021d49c00 0000300000c0 000001805180 000021a71140
|
||||
0018: 000011a3ac00 0000300000c0 0000300000c0 000011e1ea89
|
||||
001c: 0000048000c0 000026263c00 0000300000c0 0000300000c0
|
||||
0020: 0000300000c0 000001fc9a40 0000300000c0 0000300000c0
|
||||
0024: 000031fc8900 0000300000c0 0000300000c0 000018757c88
|
||||
0028: 0000180000c0 0000387ca440 000029360400 000011ba0400
|
||||
002c: 000011ba3c40 000028671440 000011a4be40 00002632cd40
|
||||
0030: 000031e9f000 0000300000c0 00001481598d 0000300000c0
|
||||
0034: 0000090000c0 00002183be80 00000429cc00 00001d0000c0
|
||||
0038: 000031b1a640 0000300000c0 0000300000c0 000011fc6192
|
||||
003c: 000031f59040 0000300000c0 0000300000c0 000001d4a800
|
||||
0040: 000031d87555 0000300000c0 000011b9f640 0000300000c0
|
||||
0044: 0000090000c0 000011cc3480 000001ddae00 000008621800
|
||||
0048: 0000300000c0 0000300000c0 000038283a80 0000300000c0
|
||||
004c: 0000300000c0 000011a82500 0000300000c0 0000300000c0
|
||||
0050: 0000300000c0 0000300000c0 0000300000c0 0000300000c0
|
||||
0054: 000021805100 000001fc2a00 000031a9b500 000000000000
|
||||
0058: 000000000000 000000000000 000000000000 000000000000
|
||||
005c: 000000000000 000000000000 000000000000 000000000000
|
||||
0060: 000000000000 000000000000 000000000000 000000000000
|
||||
0064: 000000000000 000000000000 000000000000 000000000000
|
||||
0068: 000000000000 000000000000 000000000000 000000000000
|
||||
006c: 000000000000 000000000000 000000000000 000000000000
|
||||
0070: 000000000000 000000000000 000000000000 000000000000
|
||||
0074: 000000000000 000000000000 000000000000 000000000000
|
||||
0078: 000000000000 000000000000 000000000000 000000000000
|
||||
007c: 000000000000 000000000000 000000000000 000000000000
|
||||
9
ucode/ms_array3.txt
Normal file
9
ucode/ms_array3.txt
Normal file
@ -0,0 +1,9 @@
|
||||
array 18:
|
||||
0000: 000000000000 00003e573a3b 00003e8f6ef7 00003e8c6217
|
||||
0004: 00003eaa29a3 00003e5d69ef 00003e1b18b3 00003e1f2833
|
||||
0008: 00003e27549b 00003e2f23ab 00003e042011 00003e0018dd
|
||||
000c: 00003e2e4589 00003e854c33 00003e553a03 00003e533603
|
||||
0010: 00003e6d31a5 00003e77758f 000000000000 000000000000
|
||||
0014: 000000000000 000000000000 000000000000 000000000000
|
||||
0018: 000000000000 000000000000 000000000000 000000000000
|
||||
001c: 000000000000 000000000000 000000000000 000000000000
|
||||
129
ucode/ms_array4.txt
Normal file
129
ucode/ms_array4.txt
Normal file
@ -0,0 +1,129 @@
|
||||
array 20:
|
||||
0000: c0053d03ffc8 815d757002c0 815d757002c0 415100000fb0
|
||||
0004: 80420000023f c062f01f1200 a04337080235 417000035d71
|
||||
0008: 815d65700280 41420b000f80 00012b039e48 00002003cf08
|
||||
000c: 800e06600240 804800035d72 80070043ef9f 400505031c88
|
||||
0010: e96270800240 a90205c00200 813f0003f03f 815d0d7002c0
|
||||
0014: c0563103f23f 808805030c08 9062810f2240 c00524071e08
|
||||
0018: 286a8429027e 80850003dc7f 40160403f23f 40e100039032
|
||||
001c: c06213174200 69620bc00240 03800003f03e 00040303ffc8
|
||||
0020: c004ff03ffc8 40054703ffc8 40620103f200 c0a40503e23e
|
||||
0024: c00a01000200 c0410003efbf c0637f03f200 00620c036200
|
||||
0028: 0fff00000000 e86a446d023f c06350032200 80400403ef88
|
||||
002c: 486aee140330 786a11310631 406387030200 b86aba3102f1
|
||||
0030: 796289480200 ed0be443f00a c0010003fffe 40070103ffc8
|
||||
0034: 20438e08023f 40070103ffc8 0e750003003c 800610131e08
|
||||
0038: 40653d031235 4004a1032c90 803200032cb0 7929e42c0032
|
||||
003c: 80012c039e48 8131010b1231 000100031c7d 7d0f00035c88
|
||||
0040: 4008e0036008 c00588078e08 00080103d008 c0330003bd7b
|
||||
0044: c007fc035d48 c007fc035d48 800a28000200 c150197402fb
|
||||
0048: 4004a1032c90 803200032cb0 7929e42c0032 806353030200
|
||||
004c: 007300030c38 40360003cf38 e38000030c00 c0a100031ef1
|
||||
0050: 4c4b80231000 8c4b80372000 8062091b2200 00620e075200
|
||||
0054: 800c64300280 900a00000300 4042bb1f5232 000000000000
|
||||
0058: 000000000000 000000000000 000000000000 000000000000
|
||||
005c: 000000000000 000000000000 000000000000 000000000000
|
||||
0060: 000000000000 000000000000 000000000000 000000000000
|
||||
0064: 000000000000 000000000000 000000000000 000000000000
|
||||
0068: 000000000000 000000000000 000000000000 000000000000
|
||||
006c: 000000000000 000000000000 000000000000 000000000000
|
||||
0070: 000000000000 000000000000 000000000000 000000000000
|
||||
0074: 000000000000 000000000000 000000000000 000000000000
|
||||
0078: 000000000000 000000000000 000000000000 000000000000
|
||||
007c: 000000000000 000000000000 000000000000 000000000000
|
||||
0080: 4152f45c027f 000c44f7e208 400c98f7e208 00620003f200
|
||||
0084: 20432b040200 006205071200 817000035d72 c00d09800000
|
||||
0088: c00d09800000 415dca680280 0152217002ff 400e08400240
|
||||
008c: 8000803fcfc9 c042bb1f5235 000501031c88 417000035d71
|
||||
0090: e96272c003c0 80636103e200 417e0003effe 10628e0f0240
|
||||
0094: 40401803ce08 804147030c10 400e02000200 4150157002f1
|
||||
0098: c0638a03f200 c0141003f23f c0852403ffc8 00a100039e7d
|
||||
009c: 2a6213540734 00430c00023f 80434500023f 39299a71023f
|
||||
00a0: 392886f1077f 0150867002ff 80087817e008 ce750003e03e
|
||||
00a4: 00626703e200 00620003f200 b92941310ffe 000000000000
|
||||
00a8: 29628903f200 40628903f200 000000000000 000000000000
|
||||
00ac: 0fef01000000 9062f91f6240 800000031c30 c00d03800000
|
||||
00b0: 000000000000 0004001bffc8 ad0fe443f00a ed0f1833f00a
|
||||
00b4: 00633703f200 ce250003f03f 000000000000 f928197102b1
|
||||
00b8: c00405031c48 80635c030200 000812030008 000000000000
|
||||
00bc: 01521d7002ff c005202fdc8a 404700035d71 000000000000
|
||||
00c0: 4008a0037008 80240103c23b 433a5173a00b 80250203b23b
|
||||
00c4: c001a0035d48 8001a4035d48 9062cd0bb240 000000000000
|
||||
00c8: 80635c030200 000812030008 40634703c200 00635c038200
|
||||
00cc: c0540f030230 000000000000 0c4b8027b000 402100030c31
|
||||
00d0: c0a100031ef1 c0a100032ef2 00620a1b3200 c040d803ce48
|
||||
00d4: 000000000000 8e750003203c 000000000000 000000000000
|
||||
00d8: 000000000000 000000000000 000000000000 000000000000
|
||||
00dc: 000000000000 000000000000 000000000000 000000000000
|
||||
00e0: 000000000000 000000000000 000000000000 000000000000
|
||||
00e4: 000000000000 000000000000 000000000000 000000000000
|
||||
00e8: 000000000000 000000000000 000000000000 000000000000
|
||||
00ec: 000000000000 000000000000 000000000000 000000000000
|
||||
00f0: 000000000000 000000000000 000000000000 000000000000
|
||||
00f4: 000000000000 000000000000 000000000000 000000000000
|
||||
00f8: 000000000000 000000000000 000000000000 000000000000
|
||||
00fc: 000000000000 000000000000 000000000000 000000000000
|
||||
0100: c21e0303d23d 000000000000 400100030030 4004f007ffd0
|
||||
0104: c048fe7fc00a 586b119c0231 800509031c88 400c24f002c0
|
||||
0108: 2d0ba0030008 40880003a031 c042bb1c0200 800800000000
|
||||
010c: 8e750003203c c86a1d50037f 417000035d71 29632b040600
|
||||
0110: a0437f00023e 00634503f200 80630c03f200 80210003fcbf
|
||||
0114: 806306030200 1062850f1240 800c1c300280 d962dd480300
|
||||
0118: 80850803ffc8 40330003ff7f 40850b03ffc8 00080003203a
|
||||
011c: 800800000000 00436100023e 40620403f200 c0620c03f200
|
||||
0120: 792886f1073f 000e0c000200 80000883ef88 39289a310fbf
|
||||
0124: 40641003e23e 786b41f103ff a9626dc003c0 0007070b9e48
|
||||
0128: 800800000000 4eff00000000 c0520568027a 9062b40b0240
|
||||
012c: c0632b031200 2d0be41e100a 1062e70b1240 0042bb1c0235
|
||||
0130: a0435c00023f 40250403f23f 800155020c08 41080003f010
|
||||
0134: 386b4e00003f 80638e03f200 c02510032235 f92839710231
|
||||
0138: 9062800b2240 805410030230 80a100070c08 40880003a031
|
||||
013c: c005883f1c8a 41312203d23d 7d0b00031c88 80632003b200
|
||||
0140: 400580079e48 c0003427c23c 40141e03b23d b92912b5033b
|
||||
0144: 392916b503fb c06430035235 40047003bec8 9062800b2240
|
||||
0148: 805410030230 80a100070c08 100a00000380 001407038238
|
||||
014c: 813e75338c08 c062fe1f0200 cc4b802b1000 8c4b802fb000
|
||||
0150: 0c4b8033b000 802100031c72 80620d074200 c00e05000200
|
||||
0154: 000000000000 804800035d72 000000000000 000000000000
|
||||
0158: 000000000000 000000000000 000000000000 000000000000
|
||||
015c: 000000000000 000000000000 000000000000 000000000000
|
||||
0160: 000000000000 000000000000 000000000000 000000000000
|
||||
0164: 000000000000 000000000000 000000000000 000000000000
|
||||
0168: 000000000000 000000000000 000000000000 000000000000
|
||||
016c: 000000000000 000000000000 000000000000 000000000000
|
||||
0170: 000000000000 000000000000 000000000000 000000000000
|
||||
0174: 000000000000 000000000000 000000000000 000000000000
|
||||
0178: 000000000000 000000000000 000000000000 000000000000
|
||||
017c: 000000000000 000000000000 000000000000 000000000000
|
||||
0180: c00000000000 000000000000 400000000000 400000000000
|
||||
0184: c00000000000 400000000000 800000000000 400000000000
|
||||
0188: 000000000000 400000000000 c00000000000 800000000000
|
||||
018c: 800000000000 c00000000000 400000000000 000000000000
|
||||
0190: 800000000000 000000000000 800000000000 800000000000
|
||||
0194: 800000000000 000000000000 800000000000 c00000000000
|
||||
0198: 800000000000 400000000000 400000000000 000000000000
|
||||
019c: 800000000000 000000000000 400000000000 c00000000000
|
||||
01a0: 400000000000 000000000000 800000000000 000000000000
|
||||
01a4: 400000000000 400000000000 800000000000 000000000000
|
||||
01a8: 800000000000 400000000000 c00000000000 800000000000
|
||||
01ac: c00000000000 000000000000 000000000000 000000000000
|
||||
01b0: 800000000000 400000000000 800000000000 400000000000
|
||||
01b4: 000000000000 800000000000 c00000000000 c00000000000
|
||||
01b8: 800000000000 800000000000 800000000000 400000000000
|
||||
01bc: c00000000000 400000000000 400000000000 800000000000
|
||||
01c0: 400000000000 c00000000000 400000000000 800000000000
|
||||
01c4: 000000000000 c00000000000 400000000000 800000000000
|
||||
01c8: 800000000000 800000000000 000000000000 000000000000
|
||||
01cc: 800000000000 c00000000000 c00000000000 800000000000
|
||||
01d0: 000000000000 800000000000 800000000000 c00000000000
|
||||
01d4: 000000000000 800000000000 000000000000 000000000000
|
||||
01d8: 000000000000 000000000000 000000000000 000000000000
|
||||
01dc: 000000000000 000000000000 000000000000 000000000000
|
||||
01e0: 000000000000 000000000000 000000000000 000000000000
|
||||
01e4: 000000000000 000000000000 000000000000 000000000000
|
||||
01e8: 000000000000 000000000000 000000000000 000000000000
|
||||
01ec: 000000000000 000000000000 000000000000 000000000000
|
||||
01f0: 000000000000 000000000000 000000000000 000000000000
|
||||
01f4: 000000000000 000000000000 000000000000 000000000000
|
||||
01f8: 000000000000 000000000000 000000000000 000000000000
|
||||
01fc: 000000000000 000000000000 000000000000 000000000000
|
||||
40444
ucode/ucode_glm.txt
Normal file
40444
ucode/ucode_glm.txt
Normal file
File diff suppressed because it is too large
Load Diff
Loading…
x
Reference in New Issue
Block a user