github.com/livingcomputermuseum.UniBone
1
0
Fork 0
mirror of https://github.com/livingcomputermuseum/UniBone.git synced 2026-01-28 20:51:08 +00:00
Code Issues Releases Wiki Activity

Cleaned up signaling of DMA/INTR completion (using pthread_cond_wait).

Browse Source 
Tweaked MSYN timeout value from 350ns to 400ns to compensate for timing changes
with latest PRU code -- MSCP works reliably on PDP-11/84 again.
This commit is contained in:
Josh Dersch
2019-08-16 02:23:32 +02:00
parent 073a2334b6
commit 6f1b476716
6 changed files with 27 additions and 33 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
10.01_base/2_src/arm/priorityrequest.cpp
View File

@@ -37,7 +37,7 @@ priority_request_c::priority_request_c(unibusdevice_c *device) {
this->executing_on_PRU = false;
this->slot = 0xff; // uninitialized, asserts() if used
complete_mutex = PTHREAD_MUTEX_INITIALIZER;
//complete_cond = PTHREAD_COND_INITIALIZER; // PRU signal notifies request on completeness
complete_cond = PTHREAD_COND_INITIALIZER; // PRU signal notifies request on completeness
}
priority_request_c::~priority_request_c() {