github.com/livingcomputermuseum.UniBone
1
0
Fork 0
mirror of https://github.com/livingcomputermuseum/UniBone.git synced 2026-05-05 15:34:57 +00:00
Code Issues Releases Wiki Activity

Cleaned up signaling of DMA/INTR completion (using pthread_cond_wait).

Browse Source 
Tweaked MSYN timeout value from 350ns to 400ns to compensate for timing changes
with latest PRU code -- MSCP works reliably on PDP-11/84 again.
This commit is contained in:
Josh Dersch
2019-08-16 02:23:32 +02:00
parent 073a2334b6
commit 6f1b476716
6 changed files with 27 additions and 33 deletions
Download Patch File Download Diff File Expand all files Collapse all files

2
10.01_base/2_src/shared/tuning.h
View File

@@ -81,4 +81,4 @@
// Addtional delay on PDP11s with private memory interconnect (PMI)
// and UNIBUS/PMI translation?
// Experiments with "250" made still occasional errors.
#define UNIBUS_DMA_MASTER_PRE_MSYN_NS 350
#define UNIBUS_DMA_MASTER_PRE_MSYN_NS 400