github.com/livingcomputermuseum.UniBone
1
0
Fork 0
mirror of https://github.com/livingcomputermuseum/UniBone.git synced 2026-02-23 07:32:58 +00:00
Code Issues Releases Wiki Activity
70 Commits 1 Branch 0 Tags
15d22c8e259ca38ff9d84448c0c5eb025bef0ec3
Commit Graph

4 Commits

Author SHA1 Message Date
Joerg Hoppe
6f2adbd216 levelchange(PSW) on RTI 2019-08-27 13:31:37 +02:00
Joerg Hoppe
ea91180f28 Connected CPU20 to INTR,INIT,Power ON/OFF. 
PRU INTR routing still do to.
 2019-08-25 09:17:28 +02:00
Joerg Hoppe
3952cb93b0 Enable devices individually over param "enabled" 
UNIBUS addr, intr vector, level setable
 2019-06-20 21:58:04 +02:00
Joerg Hoppe
2530d9cbb5 Initial 2019-04-05 11:30:26 +02:00