github.com/livingcomputermuseum.UniBone
1
0
Fork 0
mirror of https://github.com/livingcomputermuseum/UniBone.git synced 2026-01-28 12:49:08 +00:00
Code Issues Releases Wiki Activity
Files
f938c8ba8acba92b59fec6d1836629d4246d4d2a
livingcomputermuseum.UniBone/10.02_devices/2_src
History
Joerg Hoppe 3d1d9d3cf6 ACLO/DCLO/INIT moved from PRU to ARM 
INTR/DMA request params linked to device params on change
2019-08-19 13:12:42 +02:00
..
.settings
Initial
2019-04-05 11:30:26 +02:00
cpu05x
Initial
2019-04-05 11:30:26 +02:00
cpu20
Enable devices individually over param "enabled"
2019-06-20 21:58:04 +02:00
.cproject
Initial
2019-04-05 11:30:26 +02:00
.project
Initial
2019-04-05 11:30:26 +02:00
cpu.cpp
Infrastructure for emulated CPUs: Bus arbitrator, Interrupt fielding processor
2019-08-16 19:04:12 +02:00
cpu.hpp
Infrastructure for emulated CPUs: Bus arbitrator, Interrupt fielding processor
2019-08-16 19:04:12 +02:00
demo_io.cpp
Big summer rework:
2019-08-02 16:45:54 +02:00
demo_io.hpp
Multiple parallel instances of device::worker() possible
2019-06-23 12:00:13 +02:00
dl11w.cpp
ACLO/DCLO/INIT moved from PRU to ARM
2019-08-19 13:12:42 +02:00
dl11w.hpp
ACLO/DCLO/INIT moved from PRU to ARM
2019-08-19 13:12:42 +02:00
mscp_drive.cpp
Multiple parallel instances of device::worker() possible
2019-06-23 12:00:13 +02:00
mscp_drive.hpp
Big summer rework:
2019-08-02 16:45:54 +02:00
mscp_server.cpp
Cleaned up signaling of DMA/INTR completion (using pthread_cond_wait).
2019-08-16 02:23:32 +02:00
mscp_server.hpp
Multiple parallel instances of device::worker() possible
2019-06-23 12:00:13 +02:00
panel.cpp
Big summer rework:
2019-08-02 16:45:54 +02:00
panel.hpp
Multiple parallel instances of device::worker() possible
2019-06-23 12:00:13 +02:00
rk05.cpp
Multiple parallel instances of device::worker() possible
2019-06-23 12:00:13 +02:00
rk05.hpp
Merge remote-tracking branch 'upstream/master'
2019-08-12 17:28:19 -07:00
rk11.cpp
ACLO/DCLO/INIT moved from PRU to ARM
2019-08-19 13:12:42 +02:00
rk11.hpp
Merge remote-tracking branch 'upstream/master'
2019-08-12 17:28:19 -07:00
rl11.cpp
ACLO/DCLO/INIT moved from PRU to ARM
2019-08-19 13:12:42 +02:00
rl11.hpp
RL11 changed to atomically INTR/CSR write. Passes exerciser ZRLKB3 now for 2h.
2019-08-12 12:21:56 +02:00
rl0102.cpp
Big summer rework:
2019-08-02 16:45:54 +02:00
rl0102.hpp
Big summer rework:
2019-08-02 16:45:54 +02:00
rs232.cpp
Big summer rework:
2019-08-02 16:45:54 +02:00
rs232.hpp
DL11 cleanup&fixes
2019-06-24 17:25:20 +02:00
rs232adapter.cpp
cleanup
2019-08-10 12:10:44 +02:00
rs232adapter.hpp
cleanup
2019-08-10 12:10:44 +02:00
testcontroller.cpp
Big summer rework:
2019-08-02 16:45:54 +02:00
testcontroller.hpp
Big summer rework:
2019-08-02 16:45:54 +02:00
uda.cpp
ACLO/DCLO/INIT moved from PRU to ARM
2019-08-19 13:12:42 +02:00
uda.hpp
Fixes for MSCP after Joerg's INTR/DMA rewrites:
2019-08-14 09:46:32 +02:00