mirror of
https://github.com/olofk/serv.git
synced 2026-01-11 23:42:50 +00:00
49 lines
1.4 KiB
Verilog
49 lines
1.4 KiB
Verilog
// generated with "ecppll -n ecp5_evn_pll -i 12 -o 16 --clkin_name clki --clkout0_name clko -f ecp5_evn_pll.v"
|
|
|
|
// diamond 3.7 accepts this PLL
|
|
// diamond 3.8-3.9 is untested
|
|
// diamond 3.10 or higher is likely to abort with error about unable to use feedback signal
|
|
// cause of this could be from wrong CPHASE/FPHASE parameters
|
|
module ecp5_evn_pll
|
|
(
|
|
input clki, // 12 MHz, 0 deg
|
|
output clko, // 16 MHz, 0 deg
|
|
output locked
|
|
);
|
|
(* FREQUENCY_PIN_CLKI="12" *)
|
|
(* FREQUENCY_PIN_CLKOP="16" *)
|
|
(* ICP_CURRENT="12" *) (* LPF_RESISTOR="8" *) (* MFG_ENABLE_FILTEROPAMP="1" *) (* MFG_GMCREF_SEL="2" *)
|
|
EHXPLLL #(
|
|
.PLLRST_ENA("DISABLED"),
|
|
.INTFB_WAKE("DISABLED"),
|
|
.STDBY_ENABLE("DISABLED"),
|
|
.DPHASE_SOURCE("DISABLED"),
|
|
.OUTDIVIDER_MUXA("DIVA"),
|
|
.OUTDIVIDER_MUXB("DIVB"),
|
|
.OUTDIVIDER_MUXC("DIVC"),
|
|
.OUTDIVIDER_MUXD("DIVD"),
|
|
.CLKI_DIV(3),
|
|
.CLKOP_ENABLE("ENABLED"),
|
|
.CLKOP_DIV(37),
|
|
.CLKOP_CPHASE(18),
|
|
.CLKOP_FPHASE(0),
|
|
.FEEDBK_PATH("CLKOP"),
|
|
.CLKFB_DIV(4)
|
|
) pll_i (
|
|
.RST(1'b0),
|
|
.STDBY(1'b0),
|
|
.CLKI(clki),
|
|
.CLKOP(clko),
|
|
.CLKFB(clko),
|
|
.CLKINTFB(),
|
|
.PHASESEL0(1'b0),
|
|
.PHASESEL1(1'b0),
|
|
.PHASEDIR(1'b1),
|
|
.PHASESTEP(1'b1),
|
|
.PHASELOADREG(1'b1),
|
|
.PLLWAKESYNC(1'b0),
|
|
.ENCLKOP(1'b0),
|
|
.LOCK(locked)
|
|
);
|
|
endmodule
|